⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 pump.lst

📁 毕业设计做的东西的硬件程序
💻 LST
📖 第 1 页 / 共 5 页
字号:
C51 COMPILER V8.01   PUMP                                                                  09/19/2006 11:35:54 PAGE 1   


C51 COMPILER V8.01, COMPILATION OF MODULE PUMP
NO OBJECT MODULE REQUESTED
COMPILER INVOKED BY: D:\Keil\C51\BIN\C51.EXE pump.c BROWSE DEBUG OBJECTEXTEND CODE LISTINCLUDE SYMBOLS

line level    source

   1          /***********************************************************************************************
   2          模块名:pump.h
   3          创建人:王恩刚
   4          ************************************************************************************************/
   5          /**********************************************头文件声明***************************************/
   6          #pragma src
   7          #include "C8051F000.h"
   1      =1  /*---------------------------------------------------------------------------
   2      =1  ;       Copyright (C) 2001 CYGNAL INTEGRATED PRODUCTS, INC.
   3      =1  ;       All rights reserved.
   4      =1  ;
   5      =1  ;
   6      =1  ;       FILE NAME       : C8051F000.h 
   7      =1  ;       TARGET MCUs     : C8051F000, 'F001, 'F002, 'F010, 'F011, 'F012, 'F005, 'F006, 
   8      =1  ;                'F007, 'F015, 'F016 and 'F017
   9      =1  ;       DESCRIPTION     : Register/bit definitions for the C8051Fxxx family.  
  10      =1  ;
  11      =1  ;       REVISION 1.9    
  12      =1  ;---------------------------------------------------------------------------*/
  13      =1  
  14      =1  /*  BYTE Registers  */
  15      =1  sfr P0       =  0x80;   /* PORT 0                                                  */   
  16      =1  sfr SP       =  0x81;   /* STACK POINTER                                           */
  17      =1  sfr DPL      =  0x82;   /* DATA POINTER - LOW BYTE                                 */
  18      =1  sfr DPH      =  0x83;   /* DATA POINTER - HIGH BYTE                                */
  19      =1  sfr PCON     =  0x87;   /* POWER CONTROL                                           */
  20      =1  sfr TCON     =  0x88;   /* TIMER CONTROL                                           */
  21      =1  sfr TMOD     =  0x89;   /* TIMER MODE                                              */
  22      =1  sfr TL0      =  0x8A;   /* TIMER 0 - LOW BYTE                                      */
  23      =1  sfr TL1      =  0x8B;   /* TIMER 1 - LOW BYTE                                      */
  24      =1  sfr TH0      =  0x8C;   /* TIMER 0 - HIGH BYTE                                     */   
  25      =1  sfr TH1      =  0x8D;   /* TIMER 1 - HIGH BYTE                                     */
  26      =1  sfr CKCON    =  0x8E;   /* CLOCK CONTROL                                           */
  27      =1  sfr PSCTL    =  0x8F;   /* PROGRAM STORE R/W CONTROL                               */
  28      =1  sfr P1       =  0x90;   /* PORT 1                                                  */
  29      =1  sfr TMR3CN   =  0x91;   /* TIMER 3 CONTROL                                         */
  30      =1  sfr TMR3RLL  =  0x92;   /* TIMER 3 RELOAD REGISTER - LOW BYTE                      */
  31      =1  sfr TMR3RLH  =  0x93;   /* TIMER 3 RELOAD REGISTER - HIGH BYTE                     */
  32      =1  sfr TMR3L    =  0x94;   /* TIMER 3 - LOW BYTE                                      */
  33      =1  sfr TMR3H    =  0x95;   /* TIMER 3 - HIGH BYTE                                     */
  34      =1  sfr SCON     =  0x98;   /* SERIAL PORT CONTROL                                     */
  35      =1  sfr SBUF     =  0x99;   /* SERIAL PORT BUFFER                                      */
  36      =1  sfr SPI0CFG  =  0x9A;   /* SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION             */
  37      =1  sfr SPI0DAT  =  0x9B;   /* SERIAL PERIPHERAL INTERFACE 0 DATA                      */
  38      =1  sfr SPI0CKR  =  0x9D;   /* SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL        */
  39      =1  sfr CPT0CN   =  0x9E;   /* COMPARATOR 0 CONTROL                                    */
  40      =1  sfr CPT1CN   =  0x9F;   /* COMPARATOR 1 CONTROL                                    */
  41      =1  sfr P2       =  0xA0;   /* PORT 2                                                  */
  42      =1  sfr PRT0CF   =  0xA4;   /* PORT 0 CONFIGURATION                                    */
  43      =1  sfr PRT1CF   =  0xA5;   /* PORT 1 CONFIGURATION                                    */
  44      =1  sfr PRT2CF   =  0xA6;   /* PORT 2 CONFIGURATION                                    */
  45      =1  sfr PRT3CF   =  0xA7;   /* PORT 3 CONFIGURATION                                    */
  46      =1  sfr IE       =  0xA8;   /* INTERRUPT ENABLE                                        */
  47      =1  sfr PRT1IF   =  0xAD;   /* PORT 1 EXTERNAL INTERRUPT FLAGS                         */
  48      =1  sfr EMI0CN   =  0xAF;   /* EXTERNAL MEMORY INTERFACE CONTROL                       */
C51 COMPILER V8.01   PUMP                                                                  09/19/2006 11:35:54 PAGE 2   

  49      =1  sfr P3       =  0xB0;   /* PORT 3                                                  */
  50      =1  sfr OSCXCN   =  0xB1;   /* EXTERNAL OSCILLATOR CONTROL                             */
  51      =1  sfr OSCICN   =  0xB2;   /* INTERNAL OSCILLATOR CONTROL                             */
  52      =1  sfr FLSCL    =  0xB6;   /* FLASH MEMORY TIMING PRESCALER                           */
  53      =1  sfr FLACL    =  0xB7;   /* FLASH ACESS LIMIT                                       */
  54      =1  sfr IP       =  0xB8;   /* INTERRUPT PRIORITY                                      */
  55      =1  sfr AMX0CF   =  0xBA;   /* ADC 0 MUX CONFIGURATION                                 */
  56      =1  sfr AMX0SL   =  0xBB;   /* ADC 0 MUX CHANNEL SELECTION                             */
  57      =1  sfr ADC0CF   =  0xBC;   /* ADC 0 CONFIGURATION                                     */
  58      =1  sfr ADC0L    =  0xBE;   /* ADC 0 DATA - LOW BYTE                                   */
  59      =1  sfr ADC0H    =  0xBF;   /* ADC 0 DATA - HIGH BYTE                                  */
  60      =1  sfr SMB0CN   =  0xC0;   /* SMBUS 0 CONTROL                                         */
  61      =1  sfr SMB0STA  =  0xC1;   /* SMBUS 0 STATUS                                          */
  62      =1  sfr SMB0DAT  =  0xC2;   /* SMBUS 0 DATA                                            */
  63      =1  sfr SMB0ADR  =  0xC3;   /* SMBUS 0 SLAVE ADDRESS                                   */
  64      =1  sfr ADC0GTL  =  0xC4;   /* ADC 0 GREATER-THAN REGISTER - LOW BYTE                  */
  65      =1  sfr ADC0GTH  =  0xC5;   /* ADC 0 GREATER-THAN REGISTER - HIGH BYTE                 */
  66      =1  sfr ADC0LTL  =  0xC6;   /* ADC 0 LESS-THAN REGISTER - LOW BYTE                     */
  67      =1  sfr ADC0LTH  =  0xC7;   /* ADC 0 LESS-THAN REGISTER - HIGH BYTE                    */
  68      =1  sfr T2CON    =  0xC8;   /* TIMER 2 CONTROL                                         */
  69      =1  sfr RCAP2L   =  0xCA;   /* TIMER 2 CAPTURE REGISTER - LOW BYTE                     */
  70      =1  sfr RCAP2H   =  0xCB;   /* TIMER 2 CAPTURE REGISTER - HIGH BYTE                    */
  71      =1  sfr TL2      =  0xCC;   /* TIMER 2 - LOW BYTE                                      */
  72      =1  sfr TH2      =  0xCD;   /* TIMER 2 - HIGH BYTE                                     */
  73      =1  sfr SMB0CR   =  0xCF;   /* SMBUS 0 CLOCK RATE                                      */
  74      =1  sfr PSW      =  0xD0;   /* PROGRAM STATUS WORD                                     */
  75      =1  sfr REF0CN   =  0xD1;   /* VOLTAGE REFERENCE 0 CONTROL                             */
  76      =1  sfr DAC0L    =  0xD2;   /* DAC 0 REGISTER - LOW BYTE                               */
  77      =1  sfr DAC0H    =  0xD3;   /* DAC 0 REGISTER - HIGH BYTE                              */
  78      =1  sfr DAC0CN   =  0xD4;   /* DAC 0 CONTROL                                           */
  79      =1  sfr DAC1L    =  0xD5;   /* DAC 1 REGISTER - LOW BYTE                               */
  80      =1  sfr DAC1H    =  0xD6;   /* DAC 1 REGISTER - HIGH BYTE                              */
  81      =1  sfr DAC1CN   =  0xD7;   /* DAC 1 CONTROL                                           */
  82      =1  sfr PCA0CN   =  0xD8;   /* PCA 0 COUNTER CONTROL                                   */
  83      =1  sfr PCA0MD   =  0xD9;   /* PCA 0 COUNTER MODE                                      */
  84      =1  sfr PCA0CPM0 =  0xDA;   /* CONTROL REGISTER FOR PCA 0 MODULE 0                     */
  85      =1  sfr PCA0CPM1 =  0xDB;   /* CONTROL REGISTER FOR PCA 0 MODULE 1                     */
  86      =1  sfr PCA0CPM2 =  0xDC;   /* CONTROL REGISTER FOR PCA 0 MODULE 2                     */
  87      =1  sfr PCA0CPM3 =  0xDD;   /* CONTROL REGISTER FOR PCA 0 MODULE 3                     */
  88      =1  sfr PCA0CPM4 =  0xDE;   /* CONTROL REGISTER FOR PCA 0 MODULE 4                     */
  89      =1  sfr ACC      =  0xE0;   /* ACCUMULATOR                                             */
  90      =1  sfr XBR0     =  0xE1;   /* DIGITAL CROSSBAR CONFIGURATION REGISTER 0               */
  91      =1  sfr XBR1     =  0xE2;   /* DIGITAL CROSSBAR CONFIGURATION REGISTER 1               */
  92      =1  sfr XBR2     =  0xE3;   /* DIGITAL CROSSBAR CONFIGURATION REGISTER 2               */
  93      =1  sfr EIE1     =  0xE6;   /* EXTERNAL INTERRUPT ENABLE 1                             */
  94      =1  sfr EIE2     =  0xE7;   /* EXTERNAL INTERRUPT ENABLE 2                             */
  95      =1  sfr ADC0CN   =  0xE8;   /* ADC 0 CONTROL                                           */   
  96      =1  sfr PCA0L    =  0xE9;   /* PCA 0 TIMER - LOW BYTE                                  */   
  97      =1  sfr PCA0CPL0 =  0xEA;      /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE  */
  98      =1  sfr PCA0CPL1 =  0xEB;      /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE  */
  99      =1  sfr PCA0CPL2 =  0xEC;      /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE  */
 100      =1  sfr PCA0CPL3 =  0xED;      /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE  */
 101      =1  sfr PCA0CPL4 =  0xEE;      /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE  */
 102      =1  sfr RSTSRC   =  0xEF;      /* RESET SOURCE                                            */
 103      =1  sfr B        =  0xF0;      /* B REGISTER                                              */
 104      =1  sfr EIP1     =  0xF6;      /* EXTERNAL INTERRUPT PRIORITY REGISTER 1                  */
 105      =1  sfr EIP2     =  0xF7;      /* EXTERNAL INTERRUPT PRIORITY REGISTER 2                  */
 106      =1  sfr SPI0CN   =  0xF8;      /* SERIAL PERIPHERAL INTERFACE 0 CONTROL                   */        
 107      =1  sfr PCA0H    =  0xF9;           /* PCA 0 TIMER - HIGH BYTE                                 */
 108      =1  sfr PCA0CPH0 =  0xFA;           /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE */
 109      =1  sfr PCA0CPH1 =  0xFB;           /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE */
 110      =1  sfr PCA0CPH2 =  0xFC;           /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE */
C51 COMPILER V8.01   PUMP                                                                  09/19/2006 11:35:54 PAGE 3   

 111      =1  sfr PCA0CPH3 =  0xFD;           /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE */
 112      =1  sfr PCA0CPH4 =  0xFE;           /* CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE */   
 113      =1  sfr WDTCN    =  0xFF;           /* WATCHDOG TIMER CONTROL                                  */
 114      =1          
 115      =1  
 116      =1  /*  BIT Registers  */
 117      =1  
 118      =1  /*  TCON  0x88 */
 119      =1  sbit TF1   = TCON ^ 7;              /* TIMER 1 OVERFLOW FLAG      */
 120      =1  sbit TR1   = TCON ^ 6;              /* TIMER 1 ON/OFF CONTROL     */
 121      =1  sbit TF0   = TCON ^ 5;              /* TIMER 0 OVERFLOW FLAG      */
 122      =1  sbit TR0   = TCON ^ 4;              /* TIMER 0 ON/OFF CONTROL     */
 123      =1  sbit IE1   = TCON ^ 3;              /* EXT. INTERRUPT 1 EDGE FLAG */
 124      =1  sbit IT1   = TCON ^ 2;              /* EXT. INTERRUPT 1 TYPE      */
 125      =1  sbit IE0   = TCON ^ 1;              /* EXT. INTERRUPT 0 EDGE FLAG */
 126      =1  sbit IT0   = TCON ^ 0;              /* EXT. INTERRUPT 0 TYPE      */
 127      =1  
 128      =1  /*  SCON  0x98 */
 129      =1  sbit SM0   = SCON ^ 7;              /* SERIAL MODE CONTROL BIT 0           */   
 130      =1  sbit SM1   = SCON ^ 6;              /* SERIAL MODE CONTROL BIT 1           */
 131      =1  sbit SM2   = SCON ^ 5;              /* MULTIPROCESSOR COMMUNICATION ENABLE */
 132      =1  sbit REN   = SCON ^ 4;              /* RECEIVE ENABLE                      */
 133      =1  sbit TB8   = SCON ^ 3;              /* TRANSMIT BIT 8                      */
 134      =1  sbit RB8   = SCON ^ 2;              /* RECEIVE BIT 8                       */
 135      =1  sbit TI    = SCON ^ 1;              /* TRANSMIT INTERRUPT FLAG             */
 136      =1  sbit RI    = SCON ^ 0;              /* RECEIVE INTERRUPT FLAG              */
 137      =1  
 138      =1  /*  IE  0xA8 */
 139      =1  sbit EA    = IE ^ 7;                /* GLOBAL INTERRUPT ENABLE      */  
 140      =1  sbit ET2   = IE ^ 5;                /* TIMER 2 INTERRUPT ENABLE     */
 141      =1  sbit ES    = IE ^ 4;                /* SERIAL PORT INTERRUPT ENABLE */
 142      =1  sbit ET1   = IE ^ 3;                /* TIMER 1 INTERRUPT ENABLE     */
 143      =1  sbit EX1   = IE ^ 2;                /* EXTERNAL INTERRUPT 1 ENABLE  */
 144      =1  sbit ET0   = IE ^ 1;                /* TIMER 0 INTERRUPT ENABLE     */
 145      =1  sbit EX0   = IE ^ 0;                /* EXTERNAL INTERRUPT 0 ENABLE  */
 146      =1  
 147      =1  /*  IP  0xB8 */
 148      =1  sbit PT2   = IP ^ 5;                /* TIMER 2 PRIORITY                                 */      
 149      =1  sbit PS    = IP ^ 4;                /* SERIAL PORT PRIORITY                             */
 150      =1  sbit PT1   = IP ^ 3;                /* TIMER 1 PRIORITY                                 */
 151      =1  sbit PX1   = IP ^ 2;                /* EXTERNAL INTERRUPT 1 PRIORITY    */
 152      =1  sbit PT0   = IP ^ 1;                /* TIMER 0 PRIORITY                                 */
 153      =1  sbit PX0   = IP ^ 0;                /* EXTERNAL INTERRUPT 0 PRIORITY    */              
 154      =1  
 155      =1  /* SMB0CN 0xC0 */
 156      =1  sbit BUSY     =   SMB0CN ^ 7;       /* SMBUS 0 BUSY                    */
 157      =1  sbit ENSMB    =   SMB0CN ^ 6;       /* SMBUS 0 ENABLE                  */
 158      =1  sbit STA      =   SMB0CN ^ 5;       /* SMBUS 0 START FLAG              */
 159      =1  sbit STO      =   SMB0CN ^ 4;       /* SMBUS 0 STOP FLAG               */
 160      =1  sbit SI       =   SMB0CN ^ 3;       /* SMBUS 0 INTERRUPT PENDING FLAG  */
 161      =1  sbit AA       =   SMB0CN ^ 2;       /* SMBUS 0 ASSERT/ACKNOWLEDGE FLAG */
 162      =1  sbit SMBFTE   =   SMB0CN ^ 1;       /* SMBUS 0 FREE TIMER ENABLE       */
 163      =1  sbit SMBTOE   =   SMB0CN ^ 0;       /* SMBUS 0 TIMEOUT ENABLE          */
 164      =1  
 165      =1  /*  T2CON  0xC8 */
 166      =1  sbit TF2   = T2CON ^ 7;             /* TIMER 2 OVERFLOW FLAG        */
 167      =1  sbit EXF2  = T2CON ^ 6;             /* EXTERNAL FLAG                */
 168      =1  sbit RCLK  = T2CON ^ 5;             /* RECEIVE CLOCK FLAG           */
 169      =1  sbit TCLK  = T2CON ^ 4;             /* TRANSMIT CLOCK FLAG          */
 170      =1  sbit EXEN2 = T2CON ^ 3;             /* TIMER 2 EXTERNAL ENABLE FLAG */  
 171      =1  sbit TR2   = T2CON ^ 2;             /* TIMER 2 ON/OFF CONTROL       */
 172      =1  sbit CT2   = T2CON ^ 1;             /* TIMER OR COUNTER SELECT      */
C51 COMPILER V8.01   PUMP                                                                  09/19/2006 11:35:54 PAGE 4   

 173      =1  sbit CPRL2 = T2CON ^ 0;             /* CAPTURE OR RELOAD SELECT     */
 174      =1  
 175      =1  /*  PSW  */
 176      =1  sbit CY    = PSW ^ 7;               /* CARRY FLAG              */       
 177      =1  sbit AC    = PSW ^ 6;               /* AUXILIARY CARRY FLAG    */
 178      =1  sbit F0    = PSW ^ 5;               /* USER FLAG 0             */
 179      =1  sbit RS1   = PSW ^ 4;               /* REGISTER BANK SELECT 1  */
 180      =1  sbit RS0   = PSW ^ 3;               /* REGISTER BANK SELECT 0  */
 181      =1  sbit OV    = PSW ^ 2;               /* OVERFLOW FLAG           */

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -