📄 fangdou.vhd
字号:
library ieee;
use ieee.std_logic_1164.all;
entity fangdou is
port (clk,key:in std_logic;
keyout:out std_logic);
end;
architecture a of fangdou is
signal cp:std_logic;
signal jsq:integer range 0 to 4;
begin
d: process(clk)
begin
if (clk'event and clk='1') then
if key='1' then
if jsq=4 then
jsq<=jsq;
else
jsq<=jsq+1;
end if;
else
jsq<=0;
end if;
end if;
end process;
process(jsq)
begin
if jsq=3 then
cp<='1';
else
cp<='0';
end if;
keyout<=cp;
end process;
end;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -