bufgs.vhdmdl

张义和《protel DXP 电路设计大全》中国铁道出版社 随书光盘

---------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

entity BUFGS is
  port(I : in std_logic;
       O : out std_logic);
end BUFGS;

architecture RTL of BUFGS is
begin
  O <= I;
end;
---------------------------------------------------------------------