mcs_51_cpld.bsf

VHDL实现：单片机与FPGA接口通信源文件

/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 224 176)
	(text "mcs_51_cpld" (rect 5 0 69 12)(font "Arial" ))
	(text "inst" (rect 8 144 25 156)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "P2[7..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "P2[7..0]" (rect 21 27 59 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "RD" (rect 0 0 16 12)(font "Arial" ))
		(text "RD" (rect 21 43 37 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "WR" (rect 0 0 18 12)(font "Arial" ))
		(text "WR" (rect 21 59 39 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "ALE" (rect 0 0 20 12)(font "Arial" ))
		(text "ALE" (rect 21 75 41 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "READY" (rect 0 0 38 12)(font "Arial" ))
		(text "READY" (rect 21 91 59 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "DATAIN1[7..0]" (rect 0 0 71 12)(font "Arial" ))
		(text "DATAIN1[7..0]" (rect 21 107 92 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "LATCH1" (rect 0 0 41 12)(font "Arial" ))
		(text "LATCH1" (rect 21 123 62 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 208 48)
		(output)
		(text "AD_CS" (rect 0 0 36 12)(font "Arial" ))
		(text "AD_CS" (rect 151 43 187 55)(font "Arial" ))
		(line (pt 208 48)(pt 192 48)(line_width 1))
	)
	(port
		(pt 208 64)
		(output)
		(text "DATAOUT1[7..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "DATAOUT1[7..0]" (rect 105 59 187 71)(font "Arial" ))
		(line (pt 208 64)(pt 192 64)(line_width 3))
	)
	(port
		(pt 208 80)
		(output)
		(text "DATAOUT2[7..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "DATAOUT2[7..0]" (rect 105 75 187 87)(font "Arial" ))
		(line (pt 208 80)(pt 192 80)(line_width 3))
	)
	(port
		(pt 208 32)
		(bidir)
		(text "P0[7..0]" (rect 0 0 38 12)(font "Arial" ))
		(text "P0[7..0]" (rect 149 27 187 39)(font "Arial" ))
		(line (pt 208 32)(pt 192 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 144)(line_width 1))
	)
)