pulse_count.tan.summary

FPGA光电编码器输入模块

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.448 ns
From           : RESET
To             : PULSE_COUNT[15]~reg0
From Clock     : --
To Clock       : F4_CLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.462 ns
From           : PULSE_COUNT[10]~reg0
To             : PULSE_COUNT[10]
From Clock     : F4_CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.094 ns
From           : DIRECTION
To             : PULSE_COUNT[1]~reg0
From Clock     : --
To Clock       : F4_CLK
Failed Paths   : 0

Type           : Clock Setup: 'F4_CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 286.70 MHz ( period = 3.488 ns )
From           : PULSE_COUNT[1]~reg0
To             : PULSE_COUNT[15]~reg0
From Clock     : F4_CLK
To Clock       : F4_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------