📄 cnt40000.rpt
字号:
- 7 - C 22 DFFE + 2 1 0 1 ca (:20)
- 7 - C 18 DFFE + 2 1 0 2 q4000031 (:21)
- 5 - C 22 DFFE + 2 1 0 3 q4000030 (:22)
- 6 - C 22 DFFE + 2 1 0 4 q4000029 (:23)
- 7 - C 24 DFFE + 2 1 0 3 q4000028 (:24)
- 6 - C 24 DFFE + 2 1 0 4 q4000027 (:25)
- 5 - C 24 DFFE + 2 1 0 3 q4000026 (:26)
- 8 - C 17 DFFE + 2 1 0 3 q4000025 (:27)
- 5 - C 17 DFFE + 2 1 0 4 q4000024 (:28)
- 2 - C 17 DFFE + 2 1 0 5 q4000023 (:29)
- 7 - C 23 DFFE + 2 1 0 3 q4000022 (:30)
- 3 - C 23 DFFE + 2 1 0 4 q4000021 (:31)
- 1 - C 20 DFFE + 2 1 0 5 q4000020 (:32)
- 6 - C 04 DFFE + 2 1 0 3 q4000019 (:33)
- 2 - C 21 DFFE + 2 1 0 4 q4000018 (:34)
- 3 - C 21 DFFE + 2 1 0 5 q4000017 (:35)
- 6 - C 15 DFFE + 2 1 0 3 q4000016 (:36)
- 7 - C 15 DFFE + 2 1 0 4 q4000015 (:37)
- 1 - C 14 DFFE + 2 1 1 3 q4000014 (:38)
- 4 - C 14 DFFE + 2 1 1 4 q4000013 (:39)
- 6 - C 14 DFFE + 2 1 1 5 q4000012 (:40)
- 3 - C 16 DFFE + 2 1 1 3 q4000011 (:41)
- 2 - C 16 DFFE + 2 1 1 4 q4000010 (:42)
- 1 - C 16 DFFE + 2 1 1 5 q400009 (:43)
- 5 - C 19 DFFE + 2 1 1 3 q400008 (:44)
- 3 - C 19 DFFE + 2 1 1 4 q400007 (:45)
- 1 - C 19 DFFE + 2 1 1 5 q400006 (:46)
- 1 - C 01 DFFE + 2 1 1 2 q400005 (:47)
- 5 - C 01 DFFE + 2 1 1 3 q400004 (:48)
- 2 - C 04 DFFE + 2 1 1 2 q400003 (:49)
- 7 - C 01 DFFE + 2 1 1 3 q400002 (:50)
- 4 - C 04 DFFE + 2 1 1 4 q400001 (:51)
- 1 - C 04 DFFE + 2 0 1 4 q400000 (:52)
- 5 - C 15 OR2 s 0 4 0 1 ~141~1
- 2 - C 18 OR2 s 0 3 0 1 ~141~2
- 3 - C 18 OR2 s 0 4 0 1 ~141~3
- 4 - C 18 OR2 s 0 4 0 1 ~141~4
- 5 - C 18 OR2 s 0 4 0 1 ~141~5
- 1 - C 23 OR2 s 0 4 0 1 ~141~6
- 7 - C 21 OR2 s 0 4 0 1 ~141~7
- 8 - C 23 OR2 s 0 4 0 1 ~141~8
- 1 - C 18 OR2 ! 0 4 0 3 :141
- 6 - C 18 OR2 0 4 0 1 :441
- 3 - C 22 OR2 0 4 0 1 :450
- 2 - C 22 OR2 0 3 0 1 :459
- 3 - C 24 OR2 0 4 0 1 :468
- 8 - C 24 OR2 0 3 0 1 :477
- 4 - C 24 OR2 0 3 0 1 :486
- 6 - C 17 OR2 0 4 0 1 :495
- 3 - C 17 OR2 0 4 0 1 :504
- 7 - C 17 OR2 0 3 0 1 :513
- 6 - C 23 OR2 0 4 0 1 :522
- 2 - C 23 OR2 0 4 0 1 :531
- 2 - C 20 OR2 0 3 0 1 :540
- 3 - C 04 OR2 0 4 0 1 :549
- 5 - C 21 OR2 0 4 0 1 :558
- 1 - C 21 OR2 0 3 0 1 :567
- 3 - C 15 OR2 0 4 0 1 :576
- 8 - C 22 AND2 s 1 1 0 30 ~585~1
- 4 - C 15 OR2 0 3 0 1 :585
- 7 - C 14 OR2 1 3 0 1 :594
- 3 - C 14 OR2 0 4 0 1 :603
- 2 - C 14 OR2 0 3 0 1 :612
- 8 - C 16 OR2 0 3 0 1 :621
- 5 - C 16 OR2 0 4 0 1 :630
- 4 - C 16 OR2 0 3 0 1 :639
- 8 - C 19 OR2 0 3 0 1 :648
- 4 - C 19 OR2 0 4 0 1 :657
- 2 - C 19 OR2 0 3 0 1 :666
- 8 - C 01 OR2 0 4 0 1 :675
- 6 - C 01 OR2 0 3 0 1 :684
- 8 - C 04 OR2 0 3 0 1 :693
- 4 - C 01 OR2 0 4 0 1 :702
- 5 - C 04 OR2 0 3 0 1 :711
- 1 - C 22 AND2 1 1 1 0 :822
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: f:\study\vhdl\clock\cnt40000.rpt
cnt40000
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 0/ 96( 0%) 1/ 48( 2%) 0/ 48( 0%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
B: 0/ 96( 0%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 0/16( 0%) 0/16( 0%)
C: 8/ 96( 8%) 5/ 48( 10%) 30/ 48( 62%) 0/16( 0%) 8/16( 50%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
04: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
12: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
16: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
17: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
20: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 1/24( 4%) 0/4( 0%) 1/4( 25%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: f:\study\vhdl\clock\cnt40000.rpt
cnt40000
** CLOCK SIGNALS **
Type Fan-out Name
INPUT 33 clk
Device-Specific Information: f:\study\vhdl\clock\cnt40000.rpt
cnt40000
** EQUATIONS **
clk : INPUT;
en : INPUT;
reset : INPUT;
-- Node name is ':20' = 'ca'
-- Equation name is 'ca', location is LC7_C22, type is buried.
ca = DFFE( _EQ001, GLOBAL( clk), VCC, VCC, VCC);
_EQ001 = en & _LC1_C18 & !reset
# ca & !en
# ca & reset;
-- Node name is 'carry1'
-- Equation name is 'carry1', type is output
carry1 = _LC1_C22;
-- Node name is 'q0'
-- Equation name is 'q0', type is output
q0 = q400000;
-- Node name is 'q1'
-- Equation name is 'q1', type is output
q1 = q400001;
-- Node name is 'q2'
-- Equation name is 'q2', type is output
q2 = q400002;
-- Node name is 'q3'
-- Equation name is 'q3', type is output
q3 = q400003;
-- Node name is 'q4'
-- Equation name is 'q4', type is output
q4 = q400004;
-- Node name is 'q5'
-- Equation name is 'q5', type is output
q5 = q400005;
-- Node name is 'q6'
-- Equation name is 'q6', type is output
q6 = q400006;
-- Node name is 'q7'
-- Equation name is 'q7', type is output
q7 = q400007;
-- Node name is 'q8'
-- Equation name is 'q8', type is output
q8 = q400008;
-- Node name is 'q9'
-- Equation name is 'q9', type is output
q9 = q400009;
-- Node name is 'q10'
-- Equation name is 'q10', type is output
q10 = q4000010;
-- Node name is 'q11'
-- Equation name is 'q11', type is output
q11 = q4000011;
-- Node name is 'q12'
-- Equation name is 'q12', type is output
q12 = q4000012;
-- Node name is 'q13'
-- Equation name is 'q13', type is output
q13 = q4000013;
-- Node name is 'q14'
-- Equation name is 'q14', type is output
q14 = q4000014;
-- Node name is ':52' = 'q400000'
-- Equation name is 'q400000', location is LC1_C4, type is buried.
q400000 = DFFE( _EQ002, GLOBAL( clk), VCC, VCC, VCC);
_EQ002 = !en & q400000 & !reset
# en & !q400000 & !reset;
-- Node name is ':51' = 'q400001'
-- Equation name is 'q400001', location is LC4_C4, type is buried.
q400001 = DFFE( _EQ003, GLOBAL( clk), VCC, VCC, VCC);
_EQ003 = _LC5_C4 & !reset
# !en & q400001 & !reset;
-- Node name is ':50' = 'q400002'
-- Equation name is 'q400002', location is LC7_C1, type is buried.
q400002 = DFFE( _EQ004, GLOBAL( clk), VCC, VCC, VCC);
_EQ004 = _LC4_C1 & !reset
# !en & q400002 & !reset;
-- Node name is ':49' = 'q400003'
-- Equation name is 'q400003', location is LC2_C4, type is buried.
q400003 = DFFE( _EQ005, GLOBAL( clk), VCC, VCC, VCC);
_EQ005 = _LC8_C4 & !reset
# !en & q400003 & !reset;
-- Node name is ':48' = 'q400004'
-- Equation name is 'q400004', location is LC5_C1, type is buried.
q400004 = DFFE( _EQ006, GLOBAL( clk), VCC, VCC, VCC);
_EQ006 = _LC6_C1 & !reset
# !en & q400004 & !reset;
-- Node name is ':47' = 'q400005'
-- Equation name is 'q400005', location is LC1_C1, type is buried.
q400005 = DFFE( _EQ007, GLOBAL( clk), VCC, VCC, VCC);
_EQ007 = _LC8_C1 & !reset
# !en & q400005 & !reset;
-- Node name is ':46' = 'q400006'
-- Equation name is 'q400006', location is LC1_C19, type is buried.
q400006 = DFFE( _EQ008, GLOBAL( clk), VCC, VCC, VCC);
_EQ008 = _LC2_C19 & !reset
# !en & q400006 & !reset;
-- Node name is ':45' = 'q400007'
-- Equation name is 'q400007', location is LC3_C19, type is buried.
q400007 = DFFE( _EQ009, GLOBAL( clk), VCC, VCC, VCC);
_EQ009 = _LC4_C19 & !reset
# !en & q400007 & !reset;
-- Node name is ':44' = 'q400008'
-- Equation name is 'q400008', location is LC5_C19, type is buried.
q400008 = DFFE( _EQ010, GLOBAL( clk), VCC, VCC, VCC);
_EQ010 = _LC8_C19 & !reset
# !en & q400008 & !reset;
-- Node name is ':43' = 'q400009'
-- Equation name is 'q400009', location is LC1_C16, type is buried.
q400009 = DFFE( _EQ011, GLOBAL( clk), VCC, VCC, VCC);
_EQ011 = _LC4_C16 & !reset
# !en & q400009 & !reset;
-- Node name is ':42' = 'q4000010'
-- Equation name is 'q4000010', location is LC2_C16, type is buried.
q4000010 = DFFE( _EQ012, GLOBAL( clk), VCC, VCC, VCC);
_EQ012 = _LC5_C16 & !reset
# !en & q4000010 & !reset;
-- Node name is ':41' = 'q4000011'
-- Equation name is 'q4000011', location is LC3_C16, type is buried.
q4000011 = DFFE( _EQ013, GLOBAL( clk), VCC, VCC, VCC);
_EQ013 = _LC8_C16 & !reset
# !en & q4000011 & !reset;
-- Node name is ':40' = 'q4000012'
-- Equation name is 'q4000012', location is LC6_C14, type is buried.
q4000012 = DFFE( _EQ014, GLOBAL( clk), VCC, VCC, VCC);
_EQ014 = _LC2_C14 & !reset
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -