📄 cnt4000.rpt
字号:
-- Equation name is '_LC4_C19', type is buried
_LC4_C19 = LCELL( _EQ063);
_EQ063 = !_LC1_C18 & _LC1_C19 & q400029
# _LC1_C18 & _LC1_C19 & !q400029;
-- Node name is ':460'
-- Equation name is '_LC2_C18', type is buried
_LC2_C18 = LCELL( _EQ064);
_EQ064 = _LC1_C19 & !q400027 & q400028
# !_LC1_C13 & _LC1_C19 & q400028
# _LC1_C13 & _LC1_C19 & q400027 & !q400028;
-- Node name is ':469'
-- Equation name is '_LC5_C18', type is buried
_LC5_C18 = LCELL( _EQ065);
_EQ065 = !_LC1_C13 & _LC1_C19 & q400027
# _LC1_C13 & _LC1_C19 & !q400027;
-- Node name is ':478'
-- Equation name is '_LC7_C13', type is buried
_LC7_C13 = LCELL( _EQ066);
_EQ066 = _LC1_C19 & !q400025 & q400026
# _LC1_C19 & !_LC8_C18 & q400026
# _LC1_C19 & _LC8_C18 & q400025 & !q400026;
-- Node name is ':487'
-- Equation name is '_LC5_C13', type is buried
_LC5_C13 = LCELL( _EQ067);
_EQ067 = _LC1_C19 & !q400024 & q400025
# _LC1_C19 & !_LC4_C15 & q400025
# _LC1_C19 & _LC4_C15 & q400024 & !q400025;
-- Node name is ':496'
-- Equation name is '_LC4_C18', type is buried
_LC4_C18 = LCELL( _EQ068);
_EQ068 = _LC1_C19 & !_LC4_C15 & q400024
# _LC1_C19 & _LC4_C15 & !q400024;
-- Node name is ':505'
-- Equation name is '_LC5_C15', type is buried
_LC5_C15 = LCELL( _EQ069);
_EQ069 = _LC1_C19 & !q400022 & q400023
# !_LC1_C15 & _LC1_C19 & q400023
# _LC1_C15 & _LC1_C19 & q400022 & !q400023;
-- Node name is ':514'
-- Equation name is '_LC2_C15', type is buried
_LC2_C15 = LCELL( _EQ070);
_EQ070 = !_LC1_C15 & _LC1_C19 & q400022
# _LC1_C15 & _LC1_C19 & !q400022;
-- Node name is ':523'
-- Equation name is '_LC3_C14', type is buried
_LC3_C14 = LCELL( _EQ071);
_EQ071 = _LC1_C19 & !q400020 & q400021
# _LC1_C19 & !_LC2_C14 & q400021
# _LC1_C19 & _LC2_C14 & q400020 & !q400021;
-- Node name is ':532'
-- Equation name is '_LC8_C24', type is buried
_LC8_C24 = LCELL( _EQ072);
_EQ072 = _LC1_C19 & !q400019 & q400020
# _LC1_C19 & !_LC6_C21 & q400020
# _LC1_C19 & _LC6_C21 & q400019 & !q400020;
-- Node name is ':541'
-- Equation name is '_LC6_C14', type is buried
_LC6_C14 = LCELL( _EQ073);
_EQ073 = _LC1_C19 & !_LC6_C21 & q400019
# _LC1_C19 & _LC6_C21 & !q400019;
-- Node name is ':550'
-- Equation name is '_LC5_C21', type is buried
_LC5_C21 = LCELL( _EQ074);
_EQ074 = _LC1_C19 & !q400017 & q400018
# _LC1_C19 & !_LC3_C21 & q400018
# _LC1_C19 & _LC3_C21 & q400017 & !q400018;
-- Node name is ':559'
-- Equation name is '_LC2_C21', type is buried
_LC2_C21 = LCELL( _EQ075);
_EQ075 = _LC1_C19 & !q400016 & q400017
# _LC1_C19 & !_LC4_C17 & q400017
# _LC1_C19 & _LC4_C17 & q400016 & !q400017;
-- Node name is ':568'
-- Equation name is '_LC1_C21', type is buried
_LC1_C21 = LCELL( _EQ076);
_EQ076 = _LC1_C19 & !_LC4_C17 & q400016
# _LC1_C19 & _LC4_C17 & !q400016;
-- Node name is ':577'
-- Equation name is '_LC6_C17', type is buried
_LC6_C17 = LCELL( _EQ077);
_EQ077 = _LC1_C19 & !q400014 & q400015
# _LC1_C19 & !_LC5_C17 & q400015
# _LC1_C19 & _LC5_C17 & q400014 & !q400015;
-- Node name is ':586'
-- Equation name is '_LC2_C17', type is buried
_LC2_C17 = LCELL( _EQ078);
_EQ078 = _LC1_C19 & !q400013 & q400014
# _LC1_C19 & !_LC6_C16 & q400014
# _LC1_C19 & _LC6_C16 & q400013 & !q400014;
-- Node name is ':595'
-- Equation name is '_LC3_C13', type is buried
_LC3_C13 = LCELL( _EQ079);
_EQ079 = _LC1_C19 & !_LC6_C16 & q400013
# _LC1_C19 & _LC6_C16 & !q400013;
-- Node name is ':604'
-- Equation name is '_LC1_C16', type is buried
_LC1_C16 = LCELL( _EQ080);
_EQ080 = _LC1_C19 & !q400011 & q400012
# _LC1_C19 & !_LC4_C23 & q400012
# _LC1_C19 & _LC4_C23 & q400011 & !q400012;
-- Node name is '~613~1'
-- Equation name is '~613~1', location is LC1_C19, type is buried.
-- synthesized logic cell
_LC1_C19 = LCELL( _EQ081);
_EQ081 = en & !_LC1_C24;
-- Node name is ':613'
-- Equation name is '_LC3_C16', type is buried
_LC3_C16 = LCELL( _EQ082);
_EQ082 = _LC1_C19 & !_LC4_C23 & q400011
# _LC1_C19 & _LC4_C23 & !q400011;
-- Node name is ':622'
-- Equation name is '_LC8_C23', type is buried
_LC8_C23 = LCELL( _EQ083);
_EQ083 = en & !_LC1_C24 & !_LC6_C23 & q400010
# en & !_LC1_C24 & _LC6_C23 & !q400010;
-- Node name is ':631'
-- Equation name is '_LC5_C23', type is buried
_LC5_C23 = LCELL( _EQ084);
_EQ084 = _LC1_C19 & !q40008 & q40009
# _LC1_C19 & !_LC5_C22 & q40009
# _LC1_C19 & _LC5_C22 & q40008 & !q40009;
-- Node name is ':640'
-- Equation name is '_LC2_C23', type is buried
_LC2_C23 = LCELL( _EQ085);
_EQ085 = _LC1_C19 & !_LC5_C22 & q40008
# _LC1_C19 & _LC5_C22 & !q40008;
-- Node name is ':649'
-- Equation name is '_LC8_C22', type is buried
_LC8_C22 = LCELL( _EQ086);
_EQ086 = _LC1_C19 & !_LC7_C22 & q40007
# _LC1_C19 & _LC7_C22 & !q40007;
-- Node name is ':658'
-- Equation name is '_LC4_C22', type is buried
_LC4_C22 = LCELL( _EQ087);
_EQ087 = _LC1_C19 & !q40005 & q40006
# _LC1_C19 & !_LC4_C3 & q40006
# _LC1_C19 & _LC4_C3 & q40005 & !q40006;
-- Node name is ':667'
-- Equation name is '_LC3_C22', type is buried
_LC3_C22 = LCELL( _EQ088);
_EQ088 = _LC1_C19 & !_LC4_C3 & q40005
# _LC1_C19 & _LC4_C3 & !q40005;
-- Node name is ':676'
-- Equation name is '_LC7_C3', type is buried
_LC7_C3 = LCELL( _EQ089);
_EQ089 = _LC1_C19 & !q40003 & q40004
# !_LC1_C3 & _LC1_C19 & q40004
# _LC1_C3 & _LC1_C19 & q40003 & !q40004;
-- Node name is ':685'
-- Equation name is '_LC6_C3', type is buried
_LC6_C3 = LCELL( _EQ090);
_EQ090 = !_LC1_C3 & _LC1_C19 & q40003
# _LC1_C3 & _LC1_C19 & !q40003;
-- Node name is ':694'
-- Equation name is '_LC3_C3', type is buried
_LC3_C3 = LCELL( _EQ091);
_EQ091 = _LC1_C19 & !q40001 & q40002
# _LC1_C19 & !q40000 & q40002
# _LC1_C19 & q40000 & q40001 & !q40002;
-- Node name is ':703'
-- Equation name is '_LC7_C14', type is buried
_LC7_C14 = LCELL( _EQ092);
_EQ092 = _LC1_C19 & !q40000 & q40001
# _LC1_C19 & q40000 & !q40001;
-- Node name is ':802'
-- Equation name is '_LC5_C19', type is buried
_LC5_C19 = LCELL( _EQ093);
_EQ093 = ca & en;
Project Information f:\study\vhdl\clock\cnt4000.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:01
Partitioner 00:00:00
Fitter 00:00:02
Timing SNF Extractor 00:00:01
Assembler 00:00:00
-------------------------- --------
Total Time 00:00:04
Memory Allocated
-----------------
Peak memory allocated during compilation = 19,029K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -