📄 decoder_latch.rpt
字号:
Project Information d:\laserinterface\cpld\decoder_latch.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 05/26/2006 11:45:19
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
** DEVICE SUMMARY **
Chip/ Input Output Bidir Shareable
POF Device Pins Pins Pins LCs Expanders % Utilized
decoder_latch
EPM7128SLC84-15 11 16 0 16 0 12 %
User Pins: 11 16 0
Project Information d:\laserinterface\cpld\decoder_latch.rpt
** FILE HIERARCHY **
|74373:49|
|74373:53|
|74238:56|
Device-Specific Information: d:\laserinterface\cpld\decoder_latch.rpt
decoder_latch
***** Logic for device 'decoder_latch' compiled without errors.
Device: EPM7128SLC84-15
Device Options:
Turbo Bit = ON
Security Bit = OFF
Enable JTAG Support = ON
User Code = ffff
MultiVolt I/O = OFF
V
C V
C C
G I G G G G G q q q C q q q
a a d d N d d d N N N N N N 1 1 0 I 1 0 1
0 1 7 6 D 5 2 1 T D D D D D 1 2 3 O 3 2 0
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
wr | 12 74 | q01
VCCIO | 13 73 | q00
#TDI | 14 72 | GND
RESERVED | 15 71 | #TDO
RESERVED | 16 70 | q17
RESERVED | 17 69 | q05
d3 | 18 68 | q07
GND | 19 67 | q16
d4 | 20 66 | VCCIO
d0 | 21 65 | q15
RESERVED | 22 EPM7128SLC84-15 64 | RESERVED
#TMS | 23 63 | q06
RESERVED | 24 62 | #TCK
RESERVED | 25 61 | RESERVED
VCCIO | 26 60 | RESERVED
RESERVED | 27 59 | GND
RESERVED | 28 58 | RESERVED
RESERVED | 29 57 | q04
RESERVED | 30 56 | q14
RESERVED | 31 55 | RESERVED
GND | 32 54 | RESERVED
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
R R R R R V R R R G V R R R G R R R R R V
E E E E E C E E E N C E E E N E E E E E C
S S S S S C S S S D C S S S D S S S S S C
E E E E E I E E E I E E E E E E E E I
R R R R R O R R R N R R R R R R R R O
V V V V V V V V T V V V V V V V V
E E E E E E E E E E E E E E E E
D D D D D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: d:\laserinterface\cpld\decoder_latch.rpt
decoder_latch
** RESOURCE USAGE **
Shareable External
Logic Array Block Logic Cells I/O Pins Expanders Interconnect
A: LC1 - LC16 0/16( 0%) 8/ 8(100%) 0/16( 0%) 0/36( 0%)
B: LC17 - LC32 0/16( 0%) 4/ 8( 50%) 0/16( 0%) 0/36( 0%)
C: LC33 - LC48 0/16( 0%) 1/ 8( 12%) 0/16( 0%) 0/36( 0%)
D: LC49 - LC64 0/16( 0%) 0/ 8( 0%) 0/16( 0%) 0/36( 0%)
E: LC65 - LC80 0/16( 0%) 0/ 8( 0%) 0/16( 0%) 0/36( 0%)
F: LC81 - LC96 2/16( 12%) 3/ 8( 37%) 2/16( 12%) 6/36( 16%)
G: LC97 - LC112 6/16( 37%) 7/ 8( 87%) 6/16( 37%) 12/36( 33%)
H: LC113 - LC128 8/16( 50%) 8/ 8(100%) 8/16( 50%) 15/36( 41%)
Total dedicated input pins used: 0/4 ( 0%)
Total I/O pins used: 31/64 ( 48%)
Total logic cells used: 16/128 ( 12%)
Total shareable expanders used: 0/128 ( 0%)
Total Turbo logic cells used: 16/128 ( 12%)
Total shareable expanders not available (n/a): 16/128 ( 12%)
Average fan-in: 5.00
Total fan-in: 80
Total input pins required: 11
Total fast input logic cells required: 0
Total output pins required: 16
Total bidirectional pins required: 0
Total reserved pins required 4
Total logic cells required: 16
Total flipflops required: 0
Total product terms required: 80
Total logic cells lending parallel expanders: 0
Total shareable expanders in database: 0
Synthesized logic cells: 0/ 128 ( 0%)
Device-Specific Information: d:\laserinterface\cpld\decoder_latch.rpt
decoder_latch
** INPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
11 (5) (A) INPUT 0 0 0 0 0 16 0 a0
10 (6) (A) INPUT 0 0 0 0 0 16 0 a1
21 (19) (B) INPUT 0 0 0 0 0 2 0 d0
4 (16) (A) INPUT 0 0 0 0 0 2 0 d1
5 (14) (A) INPUT 0 0 0 0 0 2 0 d2
18 (24) (B) INPUT 0 0 0 0 0 2 0 d3
20 (21) (B) INPUT 0 0 0 0 0 2 0 d4
6 (13) (A) INPUT 0 0 0 0 0 2 0 d5
8 (11) (A) INPUT 0 0 0 0 0 2 0 d6
9 (8) (A) INPUT 0 0 0 0 0 2 0 d7
12 (3) (A) INPUT 0 0 0 0 0 16 0 wr
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: d:\laserinterface\cpld\decoder_latch.rpt
decoder_latch
** OUTPUTS **
Shareable
Expanders Fan-In Fan-Out
Pin LC LAB Primitive Code Total Shared n/a INP FBK OUT FBK Name
73 115 H OUTPUT t 1 0 1 4 1 1 0 q00
74 117 H OUTPUT t 1 0 1 4 1 1 0 q01
76 120 H OUTPUT t 1 0 1 4 1 1 0 q02
79 125 H OUTPUT t 1 0 1 4 1 1 0 q03
57 88 F OUTPUT t 1 0 1 4 1 1 0 q04
69 107 G OUTPUT t 1 0 1 4 1 1 0 q05
63 97 G OUTPUT t 1 0 1 4 1 1 0 q06
68 105 G OUTPUT t 1 0 1 4 1 1 0 q07
75 118 H OUTPUT t 1 0 1 4 1 1 0 q10
81 128 H OUTPUT t 1 0 1 4 1 1 0 q11
80 126 H OUTPUT t 1 0 1 4 1 1 0 q12
77 123 H OUTPUT t 1 0 1 4 1 1 0 q13
56 86 F OUTPUT t 1 0 1 4 1 1 0 q14
65 101 G OUTPUT t 1 0 1 4 1 1 0 q15
67 104 G OUTPUT t 1 0 1 4 1 1 0 q16
70 109 G OUTPUT t 1 0 1 4 1 1 0 q17
Code:
s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: d:\laserinterface\cpld\decoder_latch.rpt
decoder_latch
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'F':
Logic cells placed in LAB 'F'
+--- LC88 q04
| +- LC86 q14
| |
| | Other LABs fed by signals
| | that feed LAB 'F'
LC | | | A B C D E F G H | Logic cells that feed LAB 'F':
LC88 -> * - | - - - - - * - - | <-- q04
LC86 -> - * | - - - - - * - - | <-- q14
Pin
11 -> * * | - - - - - * * * | <-- a0
10 -> * * | - - - - - * * * | <-- a1
20 -> * * | - - - - - * - - | <-- d4
12 -> * * | - - - - - * * * | <-- wr
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
Device-Specific Information: d:\laserinterface\cpld\decoder_latch.rpt
decoder_latch
** LOGIC CELL INTERCONNECTIONS **
Logic Array Block 'G':
Logic cells placed in LAB 'G'
+----------- LC107 q05
| +--------- LC97 q06
| | +------- LC105 q07
| | | +----- LC101 q15
| | | | +--- LC104 q16
| | | | | +- LC109 q17
| | | | | |
| | | | | | Other LABs fed by signals
| | | | | | that feed LAB 'G'
LC | | | | | | | A B C D E F G H | Logic cells that feed LAB 'G':
LC107-> * - - - - - | - - - - - - * - | <-- q05
LC97 -> - * - - - - | - - - - - - * - | <-- q06
LC105-> - - * - - - | - - - - - - * - | <-- q07
LC101-> - - - * - - | - - - - - - * - | <-- q15
LC104-> - - - - * - | - - - - - - * - | <-- q16
LC109-> - - - - - * | - - - - - - * - | <-- q17
Pin
11 -> * * * * * * | - - - - - * * * | <-- a0
10 -> * * * * * * | - - - - - * * * | <-- a1
6 -> * - - * - - | - - - - - - * - | <-- d5
8 -> - * - - * - | - - - - - - * - | <-- d6
9 -> - - * - - * | - - - - - - * - | <-- d7
12 -> * * * * * * | - - - - - * * * | <-- wr
* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -