module_b._sprj

来自「FPGA-CPLD_DesignTool(8-9-10)源代码」· _SPRJ 代码 · 共 3 行

set p_VerilogLibrary {}
set VerilogSources {../module_b.v}