⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 alu.srr

📁 FPGA-CPLD_DesignTool,事例程序1-2
💻 SRR
📖 第 1 页 / 共 2 页
字号:
outp_s[7]     FDE      Q       outp_s_c[7]     0.000       997.100
==================================================================


Ending Points with worst slack 
******************************

                                                     Required            
Instance        Type     Pin           Net           Time         Slack  
                                                                         
-------------------------------------------------------------------------
outp_s[7:0]     Port     outp_s[0]     outp_s[0]     1000.000     997.100
outp_s[7:0]     Port     outp_s[1]     outp_s[1]     1000.000     997.100
outp_s[7:0]     Port     outp_s[2]     outp_s[2]     1000.000     997.100
outp_s[7:0]     Port     outp_s[3]     outp_s[3]     1000.000     997.100
outp_s[7:0]     Port     outp_s[4]     outp_s[4]     1000.000     997.100
outp_s[7:0]     Port     outp_s[5]     outp_s[5]     1000.000     997.100
outp_s[7:0]     Port     outp_s[6]     outp_s[6]     1000.000     997.100
outp_s[7:0]     Port     outp_s[7]     outp_s[7]     1000.000     997.100
=========================================================================



Worst Paths Information
***********************


Path information for path number 1: 
    = Required time:                      1000.000

    - Propagation  time:                  2.900
    = Slack (non-critical) :              997.100

    Starting point:                       outp_s[0] / Q
    Ending point:                         outp_s[7:0] / outp_s[0]
    The start point is clocked by         clk [rising] on pin C
    The end   point is clocked by         clk [rising]

Instance / Net              Pin           Pin               Arrival     Fan
Name               Type     Name          Dir     Delay     Time        Out
---------------------------------------------------------------------------
outp_s[0]          FDE      Q             Out     0.000     0.000          
outp_s_c[0]        Net                                                  1  
outp_s_obuf[0]     OBUF     I             In                0.000          
outp_s_obuf[0]     OBUF     O             Out     2.900     2.900          
outp_s[0]          Net                                                  1  
outp_s[7:0]        Port     outp_s[0]     Out               2.900          
===========================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with worst slack 
********************************

                                                     Arrival            
Instance        Type     Pin           Net           Time        Slack  
                                                                        
------------------------------------------------------------------------
opcode[2:0]     Port     opcode[0]     opcode[0]     0.000       988.824
opcode[2:0]     Port     opcode[2]     opcode[2]     0.000       989.363
a[7:0]          Port     a[0]          a[0]          0.000       991.240
a[7:0]          Port     a[1]          a[1]          0.000       991.342
b[7:0]          Port     b[0]          b[0]          0.000       991.444
a[7:0]          Port     a[2]          a[2]          0.000       991.444
b[7:0]          Port     b[1]          b[1]          0.000       991.546
a[7:0]          Port     a[3]          a[3]          0.000       991.546
b[7:0]          Port     b[2]          b[2]          0.000       991.648
a[7:0]          Port     a[4]          a[4]          0.000       991.648
========================================================================


Ending Points with worst slack 
******************************

                                               Required            
Instance      Type     Pin     Net             Time         Slack  
                                                                   
-------------------------------------------------------------------
outp_a[7]     LD       D       outp_a_1[7]     998.677      988.824
outp_a[6]     LD       D       outp_a_1[6]     998.677      988.926
outp_a[5]     LD       D       outp_a_1[5]     998.677      989.028
outp_a[4]     LD       D       outp_a_1[4]     998.677      989.130
outp_a[3]     LD       D       outp_a_1[3]     998.677      989.232
outp_a[2]     LD       D       outp_a_1[2]     998.677      989.334
outp_s[7]     FDE      D       outp_s_8[7]     998.677      989.348
outp_a[1]     LD       D       outp_a_1[1]     998.677      989.436
outp_s[6]     FDE      D       outp_s_8[6]     998.677      989.450
outp_s[5]     FDE      D       outp_s_8[5]     998.677      989.552
===================================================================



Worst Paths Information
***********************


Path information for path number 1: 
    - Setup time:                         1.323
    = Required time:                      998.677

    - Propagation  time:                  9.853
    = Slack (critical) :                  988.824

    Starting point:                       opcode[2:0] / opcode[0]
    Ending point:                         outp_a[7] / D
    The start point is clocked by         System [rising]
    The end   point is clocked by         System [rising] on pin G

Instance / Net                          Pin           Pin                Arrival     Fan
Name                        Type        Name          Dir     Delay      Time        Out
----------------------------------------------------------------------------------------
opcode[2:0]                 Port        opcode[0]     In      0.000      0.000          
opcode[0]                   Net                                                      1  
opcode_ibuf[0]              IBUF        I             In                 0.000          
opcode_ibuf[0]              IBUF        O             Out     4.083      4.083          
opcode_c[0]                 Net                                                      36 
NoName_un1_un1_opcode_i     LUT2        I1            In                 4.083          
NoName_un1_un1_opcode_i     LUT2        O             Out     1.347      5.430          
NoName_un1_un1_opcode_i     Net                                                      2  
un1_a_2_cry_0               MUXCY_L     CI            In                 5.430          
un1_a_2_cry_0               MUXCY_L     LO            Out     1.411      6.841          
un1_a_2_cry_0               Net                                                      2  
un1_a_2_cry_1               MUXCY_L     CI            In                 6.841          
un1_a_2_cry_1               MUXCY_L     LO            Out     0.102      6.942          
un1_a_2_cry_1               Net                                                      2  
un1_a_2_cry_2               MUXCY_L     CI            In                 6.942          
un1_a_2_cry_2               MUXCY_L     LO            Out     0.102      7.045          
un1_a_2_cry_2               Net                                                      2  
un1_a_2_cry_3               MUXCY_L     CI            In                 7.045          
un1_a_2_cry_3               MUXCY_L     LO            Out     0.102      7.147          
un1_a_2_cry_3               Net                                                      2  
un1_a_2_cry_4               MUXCY_L     CI            In                 7.147          
un1_a_2_cry_4               MUXCY_L     LO            Out     0.102      7.248          
un1_a_2_cry_4               Net                                                      2  
un1_a_2_cry_5               MUXCY_L     CI            In                 7.248          
un1_a_2_cry_5               MUXCY_L     LO            Out     0.102      7.351          
un1_a_2_cry_5               Net                                                      2  
un1_a_2_cry_6               MUXCY_L     CI            In                 7.351          
un1_a_2_cry_6               MUXCY_L     LO            Out     -0.106     7.244          
un1_a_2_cry_6               Net                                                      1  
un1_a_2_s_7                 XORCY       CI            In                 7.244          
un1_a_2_s_7                 XORCY       O             Out     0.546      7.790          
un1_a_2_s_7                 Net                                                      1  
outp_a_1_am[7]              LUT3        I2            In                 7.790          
outp_a_1_am[7]              LUT3        O             Out     1.139      8.929          
outp_a_1_am[7]              Net                                                      1  
outp_a_1[7]                 MUXF5       I0            In                 8.929          
outp_a_1[7]                 MUXF5       O             Out     0.924      9.853          
outp_a_1[7]                 Net                                                      1  
outp_a[7]                   LD          D             In                 9.853          
========================================================================================




##### END TIMING REPORT #####

---------------------------------------
Resource Usage Report for alu 

Mapping to part: xcv50ecs144-6
Cell usage:
MUXCY_L         14 uses
XORCY           16 uses
MUXF5           16 uses
LD              8 uses
FDE             8 uses
GND             1 use
VCC             1 use

I/O primitives:
IBUF           19 uses
OBUF           16 uses

BUFGP          1 use

I/O Register bits:                  8
Register bits not including I/Os:   0 (0%)

Global buffer usage summary
BUFGs + BUFGPs: 1 of 4 (25%)


Mapping Summary:
Total  LUTs: 50 (3%)

Mapper successful!
Process took 2.944 seconds realtime, 2.954 seconds cputime

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -