alu_tst_wave_createfdo.rsp

来自「FPGA-CPLD_DesignTool,事例程序1-2」· RSP 代码 · 共 4 行

set VerilogLibrary {}
set VhdlLibrary {}
set _AllSimSources {ALU.V}