mode7cnt._prj

来自「FPGA-CPLD_DesignTool,事例程序1-2」· _PRJ 代码 · 共 3 行

set p_VerilogLibrary {}
set VerilogSources {fdq.vf and4or2.vf and5or2.vf mode7cnt.vf}