automake.err
来自「FPGA-CPLD_DesignTool,事例程序3-4」· ERR 代码 · 共 8 行
ERR
8 行
JHDPARSE - VHDL/Verilog Parser.
ISE 5.1i Copyright (c) 1995-2002 Xilinx, Inc. All rights reserved.
Scanning rocket_IO.v
No errors or warnings
JHDPARSE complete - 0 errors, 0 warnings.
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?