transcript

来自「人民邮电出版社出版的《FPGA硬件接口设计实践》一书的代码」· 代码 · 共 18 行

# Reading c:/program files/Modeltech_5.7e/win32/../tcl/vsim/pref.tcl 
# do i2c_slave_model.fdo 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 5.7e Compiler 2003.07 Jul  8 2003
# -- Compiling module i2c_slave_model
# 
# Top level modules:
# 	i2c_slave_model
# Model Technology ModelSim SE vlog 5.7e Compiler 2003.07 Jul  8 2003
# ** Error: (vlog-7) Failed to open design unit file "C:/Program" in read mode.
# No such file or directory. (errno = ENOENT)
# ERROR: c:/program files/Modeltech_5.7e/win32/vlog failed.
# Error in macro ./i2c_slave_model.fdo line 6
# c:/program files/Modeltech_5.7e/win32/vlog failed.
#     while executing
# "vlog  C:/Program Files/Xilinx/verilog/src/glbl.v
# "