⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 reg2_4.rpt

📁 此文件是对xilinx95144器件编的程序
💻 RPT
📖 第 1 页 / 共 3 页
字号:
(unused)              0       0     0   5     FB3_10              (b)     
(unused)              0       0     0   5     FB3_11        31    I/O     
(unused)              0       0     0   5     FB3_12        32    I/O     
(unused)              0       0     0   5     FB3_13              (b)     
(unused)              0       0     0   5     FB3_14        34    I/O     I
(unused)              0       0     0   5     FB3_15        35    I/O     
(unused)              0       0     0   5     FB3_16              (b)     
(unused)              0       0     0   5     FB3_17        36    I/O     
(unused)              0       0     0   5     FB3_18              (b)     

Signals Used by Logic in Function Block
  1: cs                 3: din<1>             5: dout_1.FBK.LFBK 
  2: din<0>             4: din<2>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dout<1>              XXXXX................................... 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB4 ***********************************
Number of function block inputs used/remaining:               5/31
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB4_1               (b)     
dout<2>               2       0     0   3     FB4_2   STD   89    I/O     O
(unused)              0       0     0   5     FB4_3               (b)     
(unused)              0       0     0   5     FB4_4               (b)     
(unused)              0       0     0   5     FB4_5         91    I/O     
(unused)              0       0     0   5     FB4_6         92    I/O     
(unused)              0       0     0   5     FB4_7               (b)     
(unused)              0       0     0   5     FB4_8         93    I/O     
(unused)              0       0     0   5     FB4_9         94    I/O     
(unused)              0       0     0   5     FB4_10              (b)     
(unused)              0       0     0   5     FB4_11        95    I/O     
(unused)              0       0     0   5     FB4_12        96    I/O     
(unused)              0       0     0   5     FB4_13              (b)     
(unused)              0       0     0   5     FB4_14        97    I/O     
(unused)              0       0     0   5     FB4_15        98    I/O     
(unused)              0       0     0   5     FB4_16              (b)     
(unused)              0       0     0   5     FB4_17        99    I/O     I
(unused)              0       0     0   5     FB4_18              (b)     

Signals Used by Logic in Function Block
  1: cs                 3: din<1>             5: dout_2.FBK.LFBK 
  2: din<0>             4: din<2>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dout<2>              XXXXX................................... 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB5 ***********************************
Number of function block inputs used/remaining:               5/31
Number of signals used by logic mapping into function block:  5
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB5_1               (b)     
dout<0>               2       0     0   3     FB5_2   STD   37    I/O     O
(unused)              0       0     0   5     FB5_3               (b)     
(unused)              0       0     0   5     FB5_4               (b)     
(unused)              0       0     0   5     FB5_5         38    I/O     
(unused)              0       0     0   5     FB5_6         39    I/O     
(unused)              0       0     0   5     FB5_7               (b)     
(unused)              0       0     0   5     FB5_8         41    I/O     
(unused)              0       0     0   5     FB5_9         42    I/O     
(unused)              0       0     0   5     FB5_10              (b)     
(unused)              0       0     0   5     FB5_11        43    I/O     
(unused)              0       0     0   5     FB5_12        44    I/O     
(unused)              0       0     0   5     FB5_13              (b)     
(unused)              0       0     0   5     FB5_14        45    I/O     
(unused)              0       0     0   5     FB5_15        48    I/O     
(unused)              0       0     0   5     FB5_16              (b)     
(unused)              0       0     0   5     FB5_17        51    I/O     
(unused)              0       0     0   5     FB5_18              (b)     

Signals Used by Logic in Function Block
  1: cs                 3: din<1>             5: dout_0.FBK.LFBK 
  2: din<0>             4: din<2>           

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
dout<0>              XXXXX................................... 5       5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB6 ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB6_1               (b)     
(unused)              0       0     0   5     FB6_2         76    I/O     I
(unused)              0       0     0   5     FB6_3               (b)     
(unused)              0       0     0   5     FB6_4               (b)     
(unused)              0       0     0   5     FB6_5         78    I/O     
(unused)              0       0     0   5     FB6_6         79    I/O     
(unused)              0       0     0   5     FB6_7               (b)     
(unused)              0       0     0   5     FB6_8         80    I/O     
(unused)              0       0     0   5     FB6_9         81    I/O     
(unused)              0       0     0   5     FB6_10              (b)     
(unused)              0       0     0   5     FB6_11        82    I/O     
(unused)              0       0     0   5     FB6_12        83    I/O     
(unused)              0       0     0   5     FB6_13              (b)     
(unused)              0       0     0   5     FB6_14        84    I/O     
(unused)              0       0     0   5     FB6_15        87    I/O     
(unused)              0       0     0   5     FB6_16              (b)     
(unused)              0       0     0   5     FB6_17        88    I/O     
(unused)              0       0     0   5     FB6_18              (b)     
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pwr Mode     - Macrocell power mode
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@) - Signal used as input (wire-AND input) to the macrocell logic.
    The number of Signals Used may exceed the number of FB Inputs Used due
    to wire-ANDing in the switch matrix.
*********************************** FB7 ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pwr   Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt              Mode   #    Type    Use
(unused)              0       0     0   5     FB7_1               (b)     
(unused)              0       0     0   5     FB7_2         52    I/O     
(unused)              0       0     0   5     FB7_3               (b)     
(unused)              0       0     0   5     FB7_4               (b)     
(unused)              0       0     0   5     FB7_5         54    I/O     
(unused)              0       0     0   5     FB7_6         55    I/O     
(unused)              0       0     0   5     FB7_7               (b)     
(unused)              0       0     0   5     FB7_8         56    I/O     
(unused)              0       0     0   5     FB7_9         57    I/O     

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -