reg.syr

来自「此文件是对xilinx95144器件编的程序」· SYR 代码 · 共 146 行

Release 5.2.03i - xst F.31
Copyright (c) 1995-2002 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.31 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.31 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: reg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Low Level Synthesis
  6) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : reg.prj
Input Format                       : VHDL
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : reg
Output Format                      : NGC
Target Device                      : xc9500

---- Source Options
Entity Name                        : reg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : lower

---- Other Options
cross_clock_analysis               : NO
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file D:/郑玉静/信箱/tba_2470/reg.vhd in Library work.
Entity <reg> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================

Analyzing Entity <reg> (Architecture <behavioral>).
Entity <reg> analyzed. Unit <reg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reg>.
    Related source file is D:/郑玉静/信箱/tba_2470/reg.vhd.
    Found 1-bit register for signal <dout<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <reg> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  1-bit register                   : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Library "C:/Xilinx/xc9500/data/lib.xst" Consulted
Library "C:/Xilinx/data/librtl.xst" Consulted

Optimizing unit <reg> ...

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reg.ngr
Top Level Output File Name         : reg
Output Format                      : NGC
Optimization Criterion             : Speed
Keep Hierarchy                     : YES
Macro Generator                    : macro+
Target Technology                  : xc9500
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 5

Macro Statistics :
# Registers                        : 1
#      1-bit register              : 1

Cell Usage :
# BELS                             : 5
#      AND2                        : 2
#      INV                         : 2
#      OR2                         : 1
# FlipFlops/Latches                : 1
#      FDP                         : 1
# IO Buffers                       : 5
#      IBUF                        : 4
#      OBUF                        : 1
=========================================================================
CPU : 0.30 / 0.72 s | Elapsed : 1.00 / 1.00 s
 
--> 

Total memory usage is 55116 kilobytes