📄 ddoor.tc_
字号:
#-- Synplicity, Inc.
#-- Synplify version 5.3.2
#-- Project file E:\TCD-1208\2003.4.19\ddoor.tc_
#-- Written on Sat Apr 19 17:35:53 2003
#device options
set_option -technology mach
set_option -part MACH111
#add_file options
add_file -vhdl -lib work "ddoor.vhd"
#compilation/mapping options
set_option -default_enum_encoding onehot
set_option -symbolic_fsm_compiler false
set_option -resource_sharing true
#map options
set_option -frequency 0.000
set_option -fanin_limit 20
set_option -max_terms_per_macrocell 16
set_option -map_logic false
set_option -area_delay_percent 0
set_option -top_module Ddoor
#simulation options
set_option -write_verilog true
set_option -write_vhdl true
#automatic place and route (vendor) options
set_option -write_apr_constraint true
#MTI Cross Probe options
set_option -mti_root ""
#set result format/file last
project -result_file "ddoor.edi"
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -