ch_fifo._sprj

it describe how to develop the field programmable gate array

set p_VerilogLibrary {}
set VerilogSources {MyDCM.v fifo_2048x8.v fifo_status.v pn_correlation.v pn_correlation_fsm.v pn_correlator.v ch_fifo.v}