decoder.v

多个Verilog和vhdl程序例子

// 3-to-8 Decoder

module decoder(out, in);
output [7:0] out;
input [2:0] in;

assign out = 1'b1 << in;

endmodule