fpga_dsp_portlink.map.eqn

implemention of FPGA and DSP linking port, using Asynchronous mode

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--D1L1 is en_blk:inst8|To_DSP_En~19
D1L1 = !CS & (Addr[1] # Addr[0]);


--P1_q_a[15] is FIFO_RDN_ByDSP:inst5|dcfifo:dcfifo_component|dcfifo_fe71:auto_generated|altsyncram_ofr:fifo_ram|altsyncram_uk61:altsyncram3|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[15]_PORT_A_data_in = VCC;
P1_q_a[15]_PORT_A_data_in_reg = DFFE(P1_q_a[15]_PORT_A_data_in, P1_q_a[15]_clock_0, , , P1_q_a[15]_clock_enable_0);
P1_q_a[15]_PORT_B_data_in = A1L23;
P1_q_a[15]_PORT_B_data_in_reg = DFFE(P1_q_a[15]_PORT_B_data_in, P1_q_a[15]_clock_1, , , );
P1_q_a[15]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10]);
P1_q_a[15]_PORT_A_address_reg = DFFE(P1_q_a[15]_PORT_A_address, P1_q_a[15]_clock_0, , , P1_q_a[15]_clock_enable_0);
P1_q_a[15]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10]);
P1_q_a[15]_PORT_B_address_reg = DFFE(P1_q_a[15]_PORT_B_address, P1_q_a[15]_clock_1, , , );
P1_q_a[15]_PORT_A_write_enable = GND;
P1_q_a[15]_PORT_A_write_enable_reg = DFFE(P1_q_a[15]_PORT_A_write_enable, P1_q_a[15]_clock_0, , , P1_q_a[15]_clock_enable_0);
P1_q_a[15]_PORT_B_write_enable = !H1_valid_wrreq;
P1_q_a[15]_PORT_B_write_enable_reg = DFFE(P1_q_a[15]_PORT_B_write_enable, P1_q_a[15]_clock_1, , , );
P1_q_a[15]_clock_0 = !RE;
P1_q_a[15]_clock_1 = !WE;
P1_q_a[15]_clock_enable_0 = H1_valid_rdreq;
P1_q_a[15]_PORT_A_data_out = MEMORY(P1_q_a[15]_PORT_A_data_in_reg, P1_q_a[15]_PORT_B_data_in_reg, P1_q_a[15]_PORT_A_address_reg, P1_q_a[15]_PORT_B_address_reg, P1_q_a[15]_PORT_A_write_enable_reg, P1_q_a[15]_PORT_B_write_enable_reg, , , P1_q_a[15]_clock_0, P1_q_a[15]_clock_1, P1_q_a[15]_clock_enable_0, , , );
P1_q_a[15]_PORT_A_data_out_reg = DFFE(P1_q_a[15]_PORT_A_data_out, P1_q_a[15]_clock_0, , , P1_q_a[15]_clock_enable_0);
P1_q_a[15] = P1_q_a[15]_PORT_A_data_out_reg[0];


--E1L18 is MUX:inst10|O1~510
E1L18 = P1_q_a[15] & (CS # !Addr[0]);


--P1_q_a[14] is FIFO_RDN_ByDSP:inst5|dcfifo:dcfifo_component|dcfifo_fe71:auto_generated|altsyncram_ofr:fifo_ram|altsyncram_uk61:altsyncram3|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[14]_PORT_A_data_in = VCC;
P1_q_a[14]_PORT_A_data_in_reg = DFFE(P1_q_a[14]_PORT_A_data_in, P1_q_a[14]_clock_0, , , P1_q_a[14]_clock_enable_0);
P1_q_a[14]_PORT_B_data_in = A1L24;
P1_q_a[14]_PORT_B_data_in_reg = DFFE(P1_q_a[14]_PORT_B_data_in, P1_q_a[14]_clock_1, , , );
P1_q_a[14]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10]);
P1_q_a[14]_PORT_A_address_reg = DFFE(P1_q_a[14]_PORT_A_address, P1_q_a[14]_clock_0, , , P1_q_a[14]_clock_enable_0);
P1_q_a[14]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10]);
P1_q_a[14]_PORT_B_address_reg = DFFE(P1_q_a[14]_PORT_B_address, P1_q_a[14]_clock_1, , , );
P1_q_a[14]_PORT_A_write_enable = GND;
P1_q_a[14]_PORT_A_write_enable_reg = DFFE(P1_q_a[14]_PORT_A_write_enable, P1_q_a[14]_clock_0, , , P1_q_a[14]_clock_enable_0);
P1_q_a[14]_PORT_B_write_enable = !H1_valid_wrreq;
P1_q_a[14]_PORT_B_write_enable_reg = DFFE(P1_q_a[14]_PORT_B_write_enable, P1_q_a[14]_clock_1, , , );
P1_q_a[14]_clock_0 = !RE;
P1_q_a[14]_clock_1 = !WE;
P1_q_a[14]_clock_enable_0 = H1_valid_rdreq;
P1_q_a[14]_PORT_A_data_out = MEMORY(P1_q_a[14]_PORT_A_data_in_reg, P1_q_a[14]_PORT_B_data_in_reg, P1_q_a[14]_PORT_A_address_reg, P1_q_a[14]_PORT_B_address_reg, P1_q_a[14]_PORT_A_write_enable_reg, P1_q_a[14]_PORT_B_write_enable_reg, , , P1_q_a[14]_clock_0, P1_q_a[14]_clock_1, P1_q_a[14]_clock_enable_0, , , );
P1_q_a[14]_PORT_A_data_out_reg = DFFE(P1_q_a[14]_PORT_A_data_out, P1_q_a[14]_clock_0, , , P1_q_a[14]_clock_enable_0);
P1_q_a[14] = P1_q_a[14]_PORT_A_data_out_reg[0];


--E1L19 is MUX:inst10|O1~511
E1L19 = P1_q_a[14] & (CS # !Addr[0]);


--P1_q_a[13] is FIFO_RDN_ByDSP:inst5|dcfifo:dcfifo_component|dcfifo_fe71:auto_generated|altsyncram_ofr:fifo_ram|altsyncram_uk61:altsyncram3|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[13]_PORT_A_data_in = VCC;
P1_q_a[13]_PORT_A_data_in_reg = DFFE(P1_q_a[13]_PORT_A_data_in, P1_q_a[13]_clock_0, , , P1_q_a[13]_clock_enable_0);
P1_q_a[13]_PORT_B_data_in = A1L25;
P1_q_a[13]_PORT_B_data_in_reg = DFFE(P1_q_a[13]_PORT_B_data_in, P1_q_a[13]_clock_1, , , );
P1_q_a[13]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10]);
P1_q_a[13]_PORT_A_address_reg = DFFE(P1_q_a[13]_PORT_A_address, P1_q_a[13]_clock_0, , , P1_q_a[13]_clock_enable_0);
P1_q_a[13]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10]);
P1_q_a[13]_PORT_B_address_reg = DFFE(P1_q_a[13]_PORT_B_address, P1_q_a[13]_clock_1, , , );
P1_q_a[13]_PORT_A_write_enable = GND;
P1_q_a[13]_PORT_A_write_enable_reg = DFFE(P1_q_a[13]_PORT_A_write_enable, P1_q_a[13]_clock_0, , , P1_q_a[13]_clock_enable_0);
P1_q_a[13]_PORT_B_write_enable = !H1_valid_wrreq;
P1_q_a[13]_PORT_B_write_enable_reg = DFFE(P1_q_a[13]_PORT_B_write_enable, P1_q_a[13]_clock_1, , , );
P1_q_a[13]_clock_0 = !RE;
P1_q_a[13]_clock_1 = !WE;
P1_q_a[13]_clock_enable_0 = H1_valid_rdreq;
P1_q_a[13]_PORT_A_data_out = MEMORY(P1_q_a[13]_PORT_A_data_in_reg, P1_q_a[13]_PORT_B_data_in_reg, P1_q_a[13]_PORT_A_address_reg, P1_q_a[13]_PORT_B_address_reg, P1_q_a[13]_PORT_A_write_enable_reg, P1_q_a[13]_PORT_B_write_enable_reg, , , P1_q_a[13]_clock_0, P1_q_a[13]_clock_1, P1_q_a[13]_clock_enable_0, , , );
P1_q_a[13]_PORT_A_data_out_reg = DFFE(P1_q_a[13]_PORT_A_data_out, P1_q_a[13]_clock_0, , , P1_q_a[13]_clock_enable_0);
P1_q_a[13] = P1_q_a[13]_PORT_A_data_out_reg[0];


--E1L20 is MUX:inst10|O1~512
E1L20 = P1_q_a[13] & (CS # !Addr[0]);


--P1_q_a[12] is FIFO_RDN_ByDSP:inst5|dcfifo:dcfifo_component|dcfifo_fe71:auto_generated|altsyncram_ofr:fifo_ram|altsyncram_uk61:altsyncram3|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[12]_PORT_A_data_in = VCC;
P1_q_a[12]_PORT_A_data_in_reg = DFFE(P1_q_a[12]_PORT_A_data_in, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_PORT_B_data_in = A1L26;
P1_q_a[12]_PORT_B_data_in_reg = DFFE(P1_q_a[12]_PORT_B_data_in, P1_q_a[12]_clock_1, , , );
P1_q_a[12]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10]);
P1_q_a[12]_PORT_A_address_reg = DFFE(P1_q_a[12]_PORT_A_address, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10]);
P1_q_a[12]_PORT_B_address_reg = DFFE(P1_q_a[12]_PORT_B_address, P1_q_a[12]_clock_1, , , );
P1_q_a[12]_PORT_A_write_enable = GND;
P1_q_a[12]_PORT_A_write_enable_reg = DFFE(P1_q_a[12]_PORT_A_write_enable, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12]_PORT_B_write_enable = !H1_valid_wrreq;
P1_q_a[12]_PORT_B_write_enable_reg = DFFE(P1_q_a[12]_PORT_B_write_enable, P1_q_a[12]_clock_1, , , );
P1_q_a[12]_clock_0 = !RE;
P1_q_a[12]_clock_1 = !WE;
P1_q_a[12]_clock_enable_0 = H1_valid_rdreq;
P1_q_a[12]_PORT_A_data_out = MEMORY(P1_q_a[12]_PORT_A_data_in_reg, P1_q_a[12]_PORT_B_data_in_reg, P1_q_a[12]_PORT_A_address_reg, P1_q_a[12]_PORT_B_address_reg, P1_q_a[12]_PORT_A_write_enable_reg, P1_q_a[12]_PORT_B_write_enable_reg, , , P1_q_a[12]_clock_0, P1_q_a[12]_clock_1, P1_q_a[12]_clock_enable_0, , , );
P1_q_a[12]_PORT_A_data_out_reg = DFFE(P1_q_a[12]_PORT_A_data_out, P1_q_a[12]_clock_0, , , P1_q_a[12]_clock_enable_0);
P1_q_a[12] = P1_q_a[12]_PORT_A_data_out_reg[0];


--E1L21 is MUX:inst10|O1~513
E1L21 = P1_q_a[12] & (CS # !Addr[0]);


--P1_q_a[11] is FIFO_RDN_ByDSP:inst5|dcfifo:dcfifo_component|dcfifo_fe71:auto_generated|altsyncram_ofr:fifo_ram|altsyncram_uk61:altsyncram3|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[11]_PORT_A_data_in = VCC;
P1_q_a[11]_PORT_A_data_in_reg = DFFE(P1_q_a[11]_PORT_A_data_in, P1_q_a[11]_clock_0, , , P1_q_a[11]_clock_enable_0);
P1_q_a[11]_PORT_B_data_in = A1L27;
P1_q_a[11]_PORT_B_data_in_reg = DFFE(P1_q_a[11]_PORT_B_data_in, P1_q_a[11]_clock_1, , , );
P1_q_a[11]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10]);
P1_q_a[11]_PORT_A_address_reg = DFFE(P1_q_a[11]_PORT_A_address, P1_q_a[11]_clock_0, , , P1_q_a[11]_clock_enable_0);
P1_q_a[11]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10]);
P1_q_a[11]_PORT_B_address_reg = DFFE(P1_q_a[11]_PORT_B_address, P1_q_a[11]_clock_1, , , );
P1_q_a[11]_PORT_A_write_enable = GND;
P1_q_a[11]_PORT_A_write_enable_reg = DFFE(P1_q_a[11]_PORT_A_write_enable, P1_q_a[11]_clock_0, , , P1_q_a[11]_clock_enable_0);
P1_q_a[11]_PORT_B_write_enable = !H1_valid_wrreq;
P1_q_a[11]_PORT_B_write_enable_reg = DFFE(P1_q_a[11]_PORT_B_write_enable, P1_q_a[11]_clock_1, , , );
P1_q_a[11]_clock_0 = !RE;
P1_q_a[11]_clock_1 = !WE;
P1_q_a[11]_clock_enable_0 = H1_valid_rdreq;
P1_q_a[11]_PORT_A_data_out = MEMORY(P1_q_a[11]_PORT_A_data_in_reg, P1_q_a[11]_PORT_B_data_in_reg, P1_q_a[11]_PORT_A_address_reg, P1_q_a[11]_PORT_B_address_reg, P1_q_a[11]_PORT_A_write_enable_reg, P1_q_a[11]_PORT_B_write_enable_reg, , , P1_q_a[11]_clock_0, P1_q_a[11]_clock_1, P1_q_a[11]_clock_enable_0, , , );
P1_q_a[11]_PORT_A_data_out_reg = DFFE(P1_q_a[11]_PORT_A_data_out, P1_q_a[11]_clock_0, , , P1_q_a[11]_clock_enable_0);
P1_q_a[11] = P1_q_a[11]_PORT_A_data_out_reg[0];


--E1L22 is MUX:inst10|O1~514
E1L22 = P1_q_a[11] & (CS # !Addr[0]);


--P1_q_a[10] is FIFO_RDN_ByDSP:inst5|dcfifo:dcfifo_component|dcfifo_fe71:auto_generated|altsyncram_ofr:fifo_ram|altsyncram_uk61:altsyncram3|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 2048, Port A Width: 1, Port B Depth: 2048, Port B Width: 1
--Port A Logical Depth: 2048, Port A Logical Width: 16, Port B Logical Depth: 2048, Port B Logical Width: 16
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_a[10]_PORT_A_data_in = VCC;
P1_q_a[10]_PORT_A_data_in_reg = DFFE(P1_q_a[10]_PORT_A_data_in, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[10]_PORT_B_data_in = A1L28;
P1_q_a[10]_PORT_B_data_in_reg = DFFE(P1_q_a[10]_PORT_B_data_in, P1_q_a[10]_clock_1, , , );
P1_q_a[10]_PORT_A_address = BUS(K1_power_modified_counter_values[0], K1_power_modified_counter_values[1], K1_power_modified_counter_values[2], K1_power_modified_counter_values[3], K1_power_modified_counter_values[4], K1_power_modified_counter_values[5], K1_power_modified_counter_values[6], K1_power_modified_counter_values[7], K1_power_modified_counter_values[8], K1_power_modified_counter_values[9], K1_power_modified_counter_values[10]);
P1_q_a[10]_PORT_A_address_reg = DFFE(P1_q_a[10]_PORT_A_address, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[10]_PORT_B_address = BUS(H1_wrptr_g[0], H1_wrptr_g[1], H1_wrptr_g[2], H1_wrptr_g[3], H1_wrptr_g[4], H1_wrptr_g[5], H1_wrptr_g[6], H1_wrptr_g[7], H1_wrptr_g[8], H1_wrptr_g[9], H1_wrptr_g[10]);
P1_q_a[10]_PORT_B_address_reg = DFFE(P1_q_a[10]_PORT_B_address, P1_q_a[10]_clock_1, , , );
P1_q_a[10]_PORT_A_write_enable = GND;
P1_q_a[10]_PORT_A_write_enable_reg = DFFE(P1_q_a[10]_PORT_A_write_enable, P1_q_a[10]_clock_0, , , P1_q_a[10]_clock_enable_0);
P1_q_a[10]_PORT_B_write_enable = !H1_valid_wrreq;