📄 nv3ref.h
字号:
#define NV_PMC_INTR_0_PMEDIA_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PFIFO 8:8 /* R--VF */#define NV_PMC_INTR_0_PFIFO_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PFIFO_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PGRAPH0 12:12 /* R--VF */#define NV_PMC_INTR_0_PGRAPH0_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PGRAPH0_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PGRAPH1 13:13 /* R--VF */#define NV_PMC_INTR_0_PGRAPH1_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PGRAPH1_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PVIDEO 16:16 /* R--VF */#define NV_PMC_INTR_0_PVIDEO_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PVIDEO_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PTIMER 20:20 /* R--VF */#define NV_PMC_INTR_0_PTIMER_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PTIMER_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PFB 24:24 /* R--VF */#define NV_PMC_INTR_0_PFB_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PFB_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_PBUS 28:28 /* R--VF */#define NV_PMC_INTR_0_PBUS_NOT_PENDING 0x00000000 /* R---V */#define NV_PMC_INTR_0_PBUS_PENDING 0x00000001 /* R---V */#define NV_PMC_INTR_0_SOFTWARE 31:31 /* RWIVF */#define NV_PMC_INTR_0_SOFTWARE_NOT_PENDING 0x00000000 /* RWI-V */#define NV_PMC_INTR_0_SOFTWARE_PENDING 0x00000001 /* RW--V */#define NV_PMC_INTR_EN_0 0x00000140 /* RW-4R */#define NV_PMC_INTR_EN_0_INTA 1:0 /* RWIVF */#define NV_PMC_INTR_EN_0_INTA_DISABLED 0x00000000 /* RWI-V */#define NV_PMC_INTR_EN_0_INTA_HARDWARE 0x00000001 /* RW--V */#define NV_PMC_INTR_EN_0_INTA_SOFTWARE 0x00000002 /* RW--V */#define NV_PMC_ENABLE 0x00000200 /* RW-4R */#define NV_PFIFO 0x00003FFF:0x00002000 /* RW--D */#define NV_PFIFO_INTR_0 0x00002100 /* RW-4R */#define NV_PFIFO_INTR_0_CACHE_ERROR 0:0 /* RWXVF */#define NV_PFIFO_INTR_0_CACHE_ERROR_NOT_PENDING 0x00000000 /* R---V */#define NV_PFIFO_INTR_0_CACHE_ERROR_PENDING 0x00000001 /* R---V */#define NV_PFIFO_INTR_0_CACHE_ERROR_RESET 0x00000001 /* -W--V */#define NV_PFIFO_INTR_0_RUNOUT 4:4 /* RWXVF */#define NV_PFIFO_INTR_0_RUNOUT_NOT_PENDING 0x00000000 /* R---V */#define NV_PFIFO_INTR_0_RUNOUT_PENDING 0x00000001 /* R---V */#define NV_PFIFO_INTR_0_RUNOUT_RESET 0x00000001 /* -W--V */#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW 8:8 /* RWXVF */#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW_NOT_PENDING 0x00000000 /* R---V */#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW_PENDING 0x00000001 /* R---V */#define NV_PFIFO_INTR_0_RUNOUT_OVERFLOW_RESET 0x00000001 /* -W--V */#define NV_PFIFO_INTR_0_DMA_PUSHER 12:12 /* RWXVF */#define NV_PFIFO_INTR_0_DMA_PUSHER_NOT_PENDING 0x00000000 /* R---V */#define NV_PFIFO_INTR_0_DMA_PUSHER_PENDING 0x00000001 /* R---V */#define NV_PFIFO_INTR_0_DMA_PUSHER_RESET 0x00000001 /* -W--V */#define NV_PFIFO_INTR_0_DMA_PTE 16:16 /* RWXVF */#define NV_PFIFO_INTR_0_DMA_PTE_NOT_PENDING 0x00000000 /* R---V */#define NV_PFIFO_INTR_0_DMA_PTE_PENDING 0x00000001 /* R---V */#define NV_PFIFO_INTR_0_DMA_PTE_RESET 0x00000001 /* -W--V */#define NV_PFIFO_INTR_EN_0 0x00002140 /* RW-4R */#define NV_PFIFO_INTR_EN_0_CACHE_ERROR 0:0 /* RWIVF */#define NV_PFIFO_INTR_EN_0_CACHE_ERROR_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_INTR_EN_0_CACHE_ERROR_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_INTR_EN_0_RUNOUT 4:4 /* RWIVF */#define NV_PFIFO_INTR_EN_0_RUNOUT_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_INTR_EN_0_RUNOUT_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_INTR_EN_0_RUNOUT_OVERFLOW 8:8 /* RWIVF */#define NV_PFIFO_INTR_EN_0_RUNOUT_OVERFLOW_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_INTR_EN_0_RUNOUT_OVERFLOW_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_CONFIG_0 0x00002200 /* RW-4R */#define NV_PFIFO_RAMHT 0x00002210 /* RW-4R */#define NV_PFIFO_RAMHT_BASE_ADDRESS 15:12 /* RWXVF */#define NV_PFIFO_RAMHT_SIZE 17:16 /* RWXVF */#define NV_PFIFO_RAMHT_SIZE_4K 0x00000000 /* RWI-V */#define NV_PFIFO_RAMHT_SIZE_8K 0x00000001 /* RW--V */#define NV_PFIFO_RAMHT_SIZE_16K 0x00000002 /* RW--V */#define NV_PFIFO_RAMHT_SIZE_32K 0x00000003 /* RW--V */#define NV_PFIFO_RAMFC 0x00002214 /* RW-4R */#define NV_PFIFO_RAMFC_BASE_ADDRESS 15:9 /* RWXVF */#define NV_PFIFO_RAMRO 0x00002218 /* RW-4R */#define NV_PFIFO_RAMRO_BASE_ADDRESS 15:9 /* RWXVF */#define NV_PFIFO_RAMRO_SIZE 16:16 /* RWXVF */#define NV_PFIFO_RAMRO_SIZE_512 0x00000000 /* RWI-V */#define NV_PFIFO_RAMRO_SIZE_8K 0x00000001 /* RW--V */#define NV_PFIFO_CACHES 0x00002500 /* RW-4R */#define NV_PFIFO_CACHES_REASSIGN 0:0 /* RWIVF */#define NV_PFIFO_CACHES_REASSIGN_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_CACHES_REASSIGN_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_CACHE0_PUSH0 0x00003000 /* RW-4R */#define NV_PFIFO_CACHE0_PUSH0_ACCESS 0:0 /* RWIVF */#define NV_PFIFO_CACHE0_PUSH0_ACCESS_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_CACHE0_PUSH0_ACCESS_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_CACHE1_PUSH0 0x00003200 /* RW-4R */#define NV_PFIFO_CACHE1_PUSH0_ACCESS 0:0 /* RWIVF */#define NV_PFIFO_CACHE1_PUSH0_ACCESS_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_CACHE1_PUSH0_ACCESS_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_CACHE0_PUSH1 0x00003004 /* RW-4R */#define NV_PFIFO_CACHE0_PUSH1_CHID 6:0 /* RWXUF */#define NV_PFIFO_CACHE1_PUSH1 0x00003204 /* RW-4R */#define NV_PFIFO_CACHE1_PUSH1_CHID 6:0 /* RWXUF */#define NV_PFIFO_CACHE1_DMA0 0x00003220 /* RW-4R */#define NV_PFIFO_CACHE1_DMA1 0x00003224 /* RW-4R */#define NV_PFIFO_CACHE1_DMA2 0x00003228 /* RW-4R */#define NV_PFIFO_CACHE0_PULL0 0x00003040 /* RW-4R */#define NV_PFIFO_CACHE0_PULL0_ACCESS 0:0 /* RWIVF */#define NV_PFIFO_CACHE0_PULL0_ACCESS_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_CACHE0_PULL0_ACCESS_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_CACHE1_PULL0 0x00003240 /* RW-4R */#define NV_PFIFO_CACHE1_PULL0_ACCESS 0:0 /* RWIVF */#define NV_PFIFO_CACHE1_PULL0_ACCESS_DISABLED 0x00000000 /* RWI-V */#define NV_PFIFO_CACHE1_PULL0_ACCESS_ENABLED 0x00000001 /* RW--V */#define NV_PFIFO_CACHE1_PULL1 0x00003250 /* RW-4R */#define NV_PFIFO_CACHE1_PULL1_CTX 4:4 /* RWXVF */#define NV_PFIFO_CACHE1_PULL1_CTX_CLEAN 0x00000000 /* RW--V */#define NV_PFIFO_CACHE1_PULL1_CTX_DIRTY 0x00000001 /* RW--V */#define NV_PFIFO_CACHE1_PUT 0x00003210 /* RW-4R */#define NV_PFIFO_CACHE1_PUT_ADDRESS 6:2 /* RWXUF */#define NV_PFIFO_CACHE1_GET 0x00003270 /* RW-4R */#define NV_PFIFO_CACHE1_GET_ADDRESS 6:2 /* RWXUF */#define NV_PFIFO_CACHE1_CTX(i) (0x00003280+(i)*16) /* RW-4A */#define NV_PFIFO_CACHE1_CTX__SIZE_1 8 /* */#define NV_PFIFO_RUNOUT_PUT 0x00002410 /* RW-4R */#define NV_PFIFO_RUNOUT_GET 0x00002420 /* RW-4R */#define NV_PFIFO_RUNOUT_STATUS 0x00002400 /* R--4R */#define NV_PGRAPH 0x00401FFF:0x00400000 /* RW--D */#define NV_PGRAPH_DEBUG_0 0x00400080 /* RW-4R */#define NV_PGRAPH_DEBUG_0_STATE 0:0 /* CW-VF */#define NV_PGRAPH_DEBUG_0_STATE_NORMAL 0x00000000 /* CW--V */#define NV_PGRAPH_DEBUG_0_STATE_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_DEBUG_0_BULK_READS 4:4 /* RWIVF */#define NV_PGRAPH_DEBUG_0_BULK_READS_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_0_BULK_READS_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_0_WRITE_ONLY_ROPS_2D 20:20 /* RWIVF */#define NV_PGRAPH_DEBUG_0_WRITE_ONLY_ROPS_2D_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_0_WRITE_ONLY_ROPS_2D_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_0_DRAWDIR_AUTO 24:24 /* RWIVF */#define NV_PGRAPH_DEBUG_0_DRAWDIR_AUTO_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_0_DRAWDIR_AUTO_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_1 0x00400084 /* RW-4R */#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET 0:0 /* RWIVF */#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_NOT_LAST 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_1_VOLATILE_RESET_LAST 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_1_INSTANCE 16:16 /* RWIVF */#define NV_PGRAPH_DEBUG_1_INSTANCE_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_1_INSTANCE_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_1_CTX 20:20 /* RWIVF */#define NV_PGRAPH_DEBUG_1_CTX_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_1_CTX_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_2 0x00400088 /* RW-4R */#define NV_PGRAPH_DEBUG_2_AVOID_RMW_BLEND 0:0 /* RWIVF */#define NV_PGRAPH_DEBUG_2_AVOID_RMW_BLEND_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_2_AVOID_RMW_BLEND_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_2_DPWR_FIFO 8:8 /* RWIVF */#define NV_PGRAPH_DEBUG_2_DPWR_FIFO_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_2_DPWR_FIFO_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_2_VOLATILE_RESET 28:28 /* RWIVF */#define NV_PGRAPH_DEBUG_2_VOLATILE_RESET_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_2_VOLATILE_RESET_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_DEBUG_3 0x0040008C /* RW-4R */#define NV_PGRAPH_DEBUG_3_HONOR_ALPHA 24:24 /* RWIVF */#define NV_PGRAPH_DEBUG_3_HONOR_ALPHA_DISABLED 0x00000000 /* RWI-V */#define NV_PGRAPH_DEBUG_3_HONOR_ALPHA_ENABLED 0x00000001 /* RW--V */#define NV_PGRAPH_INTR_0 0x00400100 /* RW-4R */#define NV_PGRAPH_INTR_0_RESERVED 0:0 /* RW-VF */#define NV_PGRAPH_INTR_0_RESERVED_NOT_PENDING 0x00000000 /* R---V */#define NV_PGRAPH_INTR_0_RESERVED_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_RESERVED_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_CONTEXT_SWITCH 4:4 /* RWIVF */#define NV_PGRAPH_INTR_0_CONTEXT_SWITCH_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_CONTEXT_SWITCH_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_CONTEXT_SWITCH_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_VBLANK 8:8 /* RWIVF */#define NV_PGRAPH_INTR_0_VBLANK_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_VBLANK_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_VBLANK_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_RANGE 12:12 /* RWIVF */#define NV_PGRAPH_INTR_0_RANGE_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_RANGE_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_RANGE_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_METHOD_COUNT 16:16 /* RWIVF */#define NV_PGRAPH_INTR_0_METHOD_COUNT_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_METHOD_COUNT_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_METHOD_COUNT_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_FORMAT 20:20 /* RWIVF */#define NV_PGRAPH_INTR_0_FORMAT_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_FORMAT_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_FORMAT_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_COMPLEX_CLIP 24:24 /* RWIVF */#define NV_PGRAPH_INTR_0_COMPLEX_CLIP_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_COMPLEX_CLIP_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_COMPLEX_CLIP_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_0_NOTIFY 28:28 /* RWIVF */#define NV_PGRAPH_INTR_0_NOTIFY_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_0_NOTIFY_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_0_NOTIFY_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_1 0x00400104 /* RW-4R */#define NV_PGRAPH_INTR_1_METHOD 0:0 /* RWIVF */#define NV_PGRAPH_INTR_1_METHOD_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_1_METHOD_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_1_METHOD_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_1_DATA 4:4 /* RWIVF */#define NV_PGRAPH_INTR_1_DATA_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_1_DATA_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_1_DATA_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_1_DOUBLE_NOTIFY 12:12 /* RWIVF */#define NV_PGRAPH_INTR_1_DOUBLE_NOTIFY_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_1_DOUBLE_NOTIFY_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_1_DOUBLE_NOTIFY_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_1_CTXSW_NOTIFY 16:16 /* RWIVF */#define NV_PGRAPH_INTR_1_CTXSW_NOTIFY_NOT_PENDING 0x00000000 /* R-I-V */#define NV_PGRAPH_INTR_1_CTXSW_NOTIFY_PENDING 0x00000001 /* R---V */#define NV_PGRAPH_INTR_1_CTXSW_NOTIFY_RESET 0x00000001 /* -W--V */#define NV_PGRAPH_INTR_EN_0 0x00400140 /* RW-4R */
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -