📄 altsyncram_op92.tdf
字号:
PORT_A_LAST_ADDRESS = 4095,
PORT_A_LOGICAL_RAM_DEPTH = 4096,
PORT_A_LOGICAL_RAM_WIDTH = 50,
PORT_B_ADDRESS_CLOCK = "clock1",
PORT_B_ADDRESS_WIDTH = 12,
PORT_B_DATA_OUT_CLEAR = "none",
PORT_B_DATA_OUT_CLOCK = "none",
PORT_B_DATA_WIDTH = 1,
PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "off",
PORT_B_FIRST_ADDRESS = 0,
PORT_B_FIRST_BIT_NUMBER = 44,
PORT_B_LAST_ADDRESS = 4095,
PORT_B_LOGICAL_RAM_DEPTH = 4096,
PORT_B_LOGICAL_RAM_WIDTH = 50,
PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
RAM_BLOCK_TYPE = "auto"
);
ram_block1a45 : cycloneii_ram_block
WITH (
CONNECTIVITY_CHECKING = "OFF",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
OPERATION_MODE = "dual_port",
PORT_A_ADDRESS_WIDTH = 12,
PORT_A_DATA_WIDTH = 1,
PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_A_FIRST_ADDRESS = 0,
PORT_A_FIRST_BIT_NUMBER = 45,
PORT_A_LAST_ADDRESS = 4095,
PORT_A_LOGICAL_RAM_DEPTH = 4096,
PORT_A_LOGICAL_RAM_WIDTH = 50,
PORT_B_ADDRESS_CLOCK = "clock1",
PORT_B_ADDRESS_WIDTH = 12,
PORT_B_DATA_OUT_CLEAR = "none",
PORT_B_DATA_OUT_CLOCK = "none",
PORT_B_DATA_WIDTH = 1,
PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "off",
PORT_B_FIRST_ADDRESS = 0,
PORT_B_FIRST_BIT_NUMBER = 45,
PORT_B_LAST_ADDRESS = 4095,
PORT_B_LOGICAL_RAM_DEPTH = 4096,
PORT_B_LOGICAL_RAM_WIDTH = 50,
PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
RAM_BLOCK_TYPE = "auto"
);
ram_block1a46 : cycloneii_ram_block
WITH (
CONNECTIVITY_CHECKING = "OFF",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
OPERATION_MODE = "dual_port",
PORT_A_ADDRESS_WIDTH = 12,
PORT_A_DATA_WIDTH = 1,
PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_A_FIRST_ADDRESS = 0,
PORT_A_FIRST_BIT_NUMBER = 46,
PORT_A_LAST_ADDRESS = 4095,
PORT_A_LOGICAL_RAM_DEPTH = 4096,
PORT_A_LOGICAL_RAM_WIDTH = 50,
PORT_B_ADDRESS_CLOCK = "clock1",
PORT_B_ADDRESS_WIDTH = 12,
PORT_B_DATA_OUT_CLEAR = "none",
PORT_B_DATA_OUT_CLOCK = "none",
PORT_B_DATA_WIDTH = 1,
PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "off",
PORT_B_FIRST_ADDRESS = 0,
PORT_B_FIRST_BIT_NUMBER = 46,
PORT_B_LAST_ADDRESS = 4095,
PORT_B_LOGICAL_RAM_DEPTH = 4096,
PORT_B_LOGICAL_RAM_WIDTH = 50,
PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
RAM_BLOCK_TYPE = "auto"
);
ram_block1a47 : cycloneii_ram_block
WITH (
CONNECTIVITY_CHECKING = "OFF",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
OPERATION_MODE = "dual_port",
PORT_A_ADDRESS_WIDTH = 12,
PORT_A_DATA_WIDTH = 1,
PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_A_FIRST_ADDRESS = 0,
PORT_A_FIRST_BIT_NUMBER = 47,
PORT_A_LAST_ADDRESS = 4095,
PORT_A_LOGICAL_RAM_DEPTH = 4096,
PORT_A_LOGICAL_RAM_WIDTH = 50,
PORT_B_ADDRESS_CLOCK = "clock1",
PORT_B_ADDRESS_WIDTH = 12,
PORT_B_DATA_OUT_CLEAR = "none",
PORT_B_DATA_OUT_CLOCK = "none",
PORT_B_DATA_WIDTH = 1,
PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "off",
PORT_B_FIRST_ADDRESS = 0,
PORT_B_FIRST_BIT_NUMBER = 47,
PORT_B_LAST_ADDRESS = 4095,
PORT_B_LOGICAL_RAM_DEPTH = 4096,
PORT_B_LOGICAL_RAM_WIDTH = 50,
PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
RAM_BLOCK_TYPE = "auto"
);
ram_block1a48 : cycloneii_ram_block
WITH (
CONNECTIVITY_CHECKING = "OFF",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
OPERATION_MODE = "dual_port",
PORT_A_ADDRESS_WIDTH = 12,
PORT_A_DATA_WIDTH = 1,
PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_A_FIRST_ADDRESS = 0,
PORT_A_FIRST_BIT_NUMBER = 48,
PORT_A_LAST_ADDRESS = 4095,
PORT_A_LOGICAL_RAM_DEPTH = 4096,
PORT_A_LOGICAL_RAM_WIDTH = 50,
PORT_B_ADDRESS_CLOCK = "clock1",
PORT_B_ADDRESS_WIDTH = 12,
PORT_B_DATA_OUT_CLEAR = "none",
PORT_B_DATA_OUT_CLOCK = "none",
PORT_B_DATA_WIDTH = 1,
PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "off",
PORT_B_FIRST_ADDRESS = 0,
PORT_B_FIRST_BIT_NUMBER = 48,
PORT_B_LAST_ADDRESS = 4095,
PORT_B_LOGICAL_RAM_DEPTH = 4096,
PORT_B_LOGICAL_RAM_WIDTH = 50,
PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
RAM_BLOCK_TYPE = "auto"
);
ram_block1a49 : cycloneii_ram_block
WITH (
CONNECTIVITY_CHECKING = "OFF",
LOGICAL_RAM_NAME = "ALTSYNCRAM",
MIXED_PORT_FEED_THROUGH_MODE = "dont_care",
OPERATION_MODE = "dual_port",
PORT_A_ADDRESS_WIDTH = 12,
PORT_A_DATA_WIDTH = 1,
PORT_A_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_A_FIRST_ADDRESS = 0,
PORT_A_FIRST_BIT_NUMBER = 49,
PORT_A_LAST_ADDRESS = 4095,
PORT_A_LOGICAL_RAM_DEPTH = 4096,
PORT_A_LOGICAL_RAM_WIDTH = 50,
PORT_B_ADDRESS_CLOCK = "clock1",
PORT_B_ADDRESS_WIDTH = 12,
PORT_B_DATA_OUT_CLEAR = "none",
PORT_B_DATA_OUT_CLOCK = "none",
PORT_B_DATA_WIDTH = 1,
PORT_B_DISABLE_CE_ON_INPUT_REGISTERS = "off",
PORT_B_DISABLE_CE_ON_OUTPUT_REGISTERS = "off",
PORT_B_FIRST_ADDRESS = 0,
PORT_B_FIRST_BIT_NUMBER = 49,
PORT_B_LAST_ADDRESS = 4095,
PORT_B_LOGICAL_RAM_DEPTH = 4096,
PORT_B_LOGICAL_RAM_WIDTH = 50,
PORT_B_READ_ENABLE_WRITE_ENABLE_CLOCK = "clock1",
RAM_BLOCK_TYPE = "auto"
);
address_a_wire[11..0] : WIRE;
address_b_wire[11..0] : WIRE;
BEGIN
ram_block1a[49..0].clk0 = clock0;
ram_block1a[49..0].clk1 = clock1;
ram_block1a[49..0].ena0 = wren_a;
ram_block1a[49..0].ena1 = clocken1;
ram_block1a[0].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[1].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[2].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[3].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[4].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[5].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[6].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[7].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[8].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[9].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[10].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[11].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[12].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[13].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[14].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[15].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[16].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[17].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[18].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[19].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[20].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[21].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[22].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[23].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[24].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[25].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[26].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[27].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[28].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[29].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[30].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[31].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[32].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[33].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[34].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[35].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[36].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[37].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[38].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[39].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[40].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[41].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[42].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[43].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[44].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[45].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[46].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[47].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[48].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[49].portaaddr[] = ( address_a_wire[11..0]);
ram_block1a[0].portadatain[] = ( data_a[0..0]);
ram_block1a[1].portadatain[] = ( data_a[1..1]);
ram_block1a[2].portadatain[] = ( data_a[2..2]);
ram_block1a[3].portadatain[] = ( data_a[3..3]);
ram_block1a[4].portadatain[] = ( data_a[4..4]);
ram_block1a[5].portadatain[] = ( data_a[5..5]);
ram_block1a[6].portadatain[] = ( data_a[6..6]);
ram_block1a[7].portadatain[] = ( data_a[7..7]);
ram_block1a[8].portadatain[] = ( data_a[8..8]);
ram_block1a[9].portadatain[] = ( data_a[9..9]);
ram_block1a[10].portadatain[] = ( data_a[10..10]);
ram_block1a[11].portadatain[] = ( data_a[11..11]);
ram_block1a[12].portadatain[] = ( data_a[12..12]);
ram_block1a[13].portadatain[] = ( data_a[13..13]);
ram_block1a[14].portadatain[] = ( data_a[14..14]);
ram_block1a[15].portadatain[] = ( data_a[15..15]);
ram_block1a[16].portadatain[] = ( data_a[16..16]);
ram_block1a[17].portadatain[] = ( data_a[17..17]);
ram_block1a[18].portadatain[] = ( data_a[18..18]);
ram_block1a[19].portadatain[] = ( data_a[19..19]);
ram_block1a[20].portadatain[] = ( data_a[20..20]);
ram_block1a[21].portadatain[] = ( data_a[21..21]);
ram_block1a[22].portadatain[] = ( data_a[22..22]);
ram_block1a[23].portadatain[] = ( data_a[23..23]);
ram_block1a[24].portadatain[] = ( data_a[24..24]);
ram_block1a[25].portadatain[] = ( data_a[25..25]);
ram_block1a[26].portadatain[] = ( data_a[26..26]);
ram_block1a[27].portadatain[] = ( data_a[27..27]);
ram_block1a[28].portadatain[] = ( data_a[28..28]);
ram_block1a[29].portadatain[] = ( data_a[29..29]);
ram_block1a[30].portadatain[] = ( data_a[30..30]);
ram_block1a[31].portadatain[] = ( data_a[31..31]);
ram_block1a[32].portadatain[] = ( data_a[32..32]);
ram_block1a[33].portadatain[] = ( data_a[33..33]);
ram_block1a[34].portadatain[] = ( data_a[34..34]);
ram_block1a[35].portadatain[] = ( data_a[35..35]);
ram_block1a[36].portadatain[] = ( data_a[36..36]);
ram_block1a[37].portadatain[] = ( data_a[37..37]);
ram_block1a[38].portadatain[] = ( data_a[38..38]);
ram_block1a[39].portadatain[] = ( data_a[39..39]);
ram_block1a[40].portadatain[] = ( data_a[40..40]);
ram_block1a[41].portadatain[] = ( data_a[41..41]);
ram_block1a[42].portadatain[] = ( data_a[42..42]);
ram_block1a[43].portadatain[] = ( data_a[43..43]);
ram_block1a[44].portadatain[] = ( data_a[44..44]);
ram_block1a[45].portadatain[] = ( data_a[45..45]);
ram_block1a[46].portadatain[] = ( data_a[46..46]);
ram_block1a[47].portadatain[] = ( data_a[47..47]);
ram_block1a[48].portadatain[] = ( data_a[48..48]);
ram_block1a[49].portadatain[] = ( data_a[49..49]);
ram_block1a[49..0].portawe = B"11111111111111111111111111111111111111111111111111";
ram_block1a[0].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[1].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[2].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[3].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[4].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[5].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[6].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[7].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[8].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[9].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[10].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[11].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[12].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[13].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[14].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[15].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[16].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[17].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[18].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[19].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[20].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[21].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[22].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[23].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[24].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[25].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[26].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[27].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[28].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[29].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[30].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[31].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[32].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[33].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[34].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[35].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[36].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[37].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[38].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[39].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[40].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[41].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[42].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[43].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[44].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[45].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[46].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[47].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[48].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[49].portbaddr[] = ( address_b_wire[11..0]);
ram_block1a[49..0].portbrewe = B"11111111111111111111111111111111111111111111111111";
address_a_wire[] = address_a[];
address_b_wire[] = address_b[];
q_b[] = ( ram_block1a[49..0].portbdataout[0..0]);
END;
--VALID FILE
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -