at91sam9261_matrix.html

AT91SAM 系列微控制器的NAND Flash支持代码 描述怎样将NAND Flash和AT91SAM 系列微控制器连接起来。

<tr><td align="CENTER">1</td><td align="CENTER"><a name="MATRIX_DEFMSTR_TYPE_LAST_DEFMSTR"></a><b>MATRIX_DEFMSTR_TYPE_LAST_DEFMSTR</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DEFMSTR_TYPE_LAST_DEFMSTR">AT91C_MATRIX_DEFMSTR_TYPE_LAST_DEFMSTR</a></font></td><td><br>Last Default Master. At the end of current slave access, if no other master request is pending, the slave stay connected with the last master having accessed it. This results in not having the one cycle latency when the last master re-trying access on the slave.</td></tr>
<tr><td align="CENTER">2</td><td align="CENTER"><a name="MATRIX_DEFMSTR_TYPE_FIXED_DEFMSTR"></a><b>MATRIX_DEFMSTR_TYPE_FIXED_DEFMSTR</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DEFMSTR_TYPE_FIXED_DEFMSTR">AT91C_MATRIX_DEFMSTR_TYPE_FIXED_DEFMSTR</a></font></td><td><br>Fixed Default Master. At the end of current slave access, if no other master request is pending, the slave connects with fixed which number is in FIXED_DEFMSTR field. This results in not having the one cycle latency when the fixed master re-trying access on the slave.</td></tr>
</null></table></font>
</td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">19..18</td><td align="CENTER"><a name="MATRIX_FIXED_DEFMSTR4"></a><b>MATRIX_FIXED_DEFMSTR4</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_FIXED_DEFMSTR4">AT91C_MATRIX_FIXED_DEFMSTR4</a></font></td><td><b>Fixed Index of Default Master</b><br>This is the index of the Fixed Default Master for this slave<font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_FIXED_DEFMSTR4_ARM926I"></a><b>MATRIX_FIXED_DEFMSTR4_ARM926I</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_FIXED_DEFMSTR4_ARM926I">AT91C_MATRIX_FIXED_DEFMSTR4_ARM926I</a></font></td><td><br>ARM926EJ-S Instruction Master is Default Master</td></tr>
<tr><td align="CENTER">1</td><td align="CENTER"><a name="MATRIX_FIXED_DEFMSTR4_ARM926D"></a><b>MATRIX_FIXED_DEFMSTR4_ARM926D</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_FIXED_DEFMSTR4_ARM926D">AT91C_MATRIX_FIXED_DEFMSTR4_ARM926D</a></font></td><td><br>ARM926EJ-S Data Master is Default Master</td></tr>
<tr><td align="CENTER">2</td><td align="CENTER"><a name="MATRIX_FIXED_DEFMSTR4_HPDC3"></a><b>MATRIX_FIXED_DEFMSTR4_HPDC3</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_FIXED_DEFMSTR4_HPDC3">AT91C_MATRIX_FIXED_DEFMSTR4_HPDC3</a></font></td><td><br>HPDC3 Master is Default Master</td></tr>
</null></table></font>
</td></tr>
</null></table>
<a name="MATRIX_TCMR"></a><h4><a href="#MATRIX">MATRIX</a>: <i><a href="AT91SAM9261_h.html#AT91_REG">AT91_REG</a></i> MATRIX_TCMR  <i> Slave 0 Special Function Register</i></h4><ul><null><font size="-2"><li><b>MATRIX</b> <i><a href="AT91SAM9261_h.html#AT91C_MATRIX_TCMR">AT91C_MATRIX_TCMR</a></i> 0xFFFFEE24</font></null></ul><table border=1 cellpadding=0 cellspacing=0 width="100%"><null><th bgcolor="#FFFFCC"><b>Offset</b></th><th bgcolor="#FFFFCC"><b>Name</b></th><th bgcolor="#FFFFCC"><b>Description</b></th><tr><td align="CENTER" bgcolor="#FFFFCC">3..0</td><td align="CENTER"><a name="MATRIX_ITCM_SIZE"></a><b>MATRIX_ITCM_SIZE</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_ITCM_SIZE">AT91C_MATRIX_ITCM_SIZE</a></font></td><td><b>Size of ITCM enabled memory block</b><font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_ITCM_SIZE_0KB"></a><b>MATRIX_ITCM_SIZE_0KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_ITCM_SIZE_0KB">AT91C_MATRIX_ITCM_SIZE_0KB</a></font></td><td><br>0 KB (No ITCM Memory)</td></tr>
<tr><td align="CENTER">5</td><td align="CENTER"><a name="MATRIX_ITCM_SIZE_16KB"></a><b>MATRIX_ITCM_SIZE_16KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_ITCM_SIZE_16KB">AT91C_MATRIX_ITCM_SIZE_16KB</a></font></td><td><br>16 KB</td></tr>
<tr><td align="CENTER">6</td><td align="CENTER"><a name="MATRIX_ITCM_SIZE_32KB"></a><b>MATRIX_ITCM_SIZE_32KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_ITCM_SIZE_32KB">AT91C_MATRIX_ITCM_SIZE_32KB</a></font></td><td><br>32 KB</td></tr>
<tr><td align="CENTER">7</td><td align="CENTER"><a name="MATRIX_ITCM_SIZE_64KB"></a><b>MATRIX_ITCM_SIZE_64KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_ITCM_SIZE_64KB">AT91C_MATRIX_ITCM_SIZE_64KB</a></font></td><td><br>64 KB</td></tr>
</null></table></font>
</td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">7..4</td><td align="CENTER"><a name="MATRIX_DTCM_SIZE"></a><b>MATRIX_DTCM_SIZE</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DTCM_SIZE">AT91C_MATRIX_DTCM_SIZE</a></font></td><td><b>Size of DTCM enabled memory block</b><font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_DTCM_SIZE_0KB"></a><b>MATRIX_DTCM_SIZE_0KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DTCM_SIZE_0KB">AT91C_MATRIX_DTCM_SIZE_0KB</a></font></td><td><br>0 KB (No DTCM Memory)</td></tr>
<tr><td align="CENTER">5</td><td align="CENTER"><a name="MATRIX_DTCM_SIZE_16KB"></a><b>MATRIX_DTCM_SIZE_16KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DTCM_SIZE_16KB">AT91C_MATRIX_DTCM_SIZE_16KB</a></font></td><td><br>16 KB</td></tr>
<tr><td align="CENTER">6</td><td align="CENTER"><a name="MATRIX_DTCM_SIZE_32KB"></a><b>MATRIX_DTCM_SIZE_32KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DTCM_SIZE_32KB">AT91C_MATRIX_DTCM_SIZE_32KB</a></font></td><td><br>32 KB</td></tr>
<tr><td align="CENTER">7</td><td align="CENTER"><a name="MATRIX_DTCM_SIZE_64KB"></a><b>MATRIX_DTCM_SIZE_64KB</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DTCM_SIZE_64KB">AT91C_MATRIX_DTCM_SIZE_64KB</a></font></td><td><br>64 KB</td></tr>
</null></table></font>
</td></tr>
</null></table>
<a name="MATRIX_EBICSA"></a><h4><a href="#MATRIX">MATRIX</a>: <i><a href="AT91SAM9261_h.html#AT91_REG">AT91_REG</a></i> MATRIX_EBICSA  <i> Slave 3 Special Function Register</i></h4><ul><null><font size="-2"><li><b>MATRIX</b> <i><a href="AT91SAM9261_h.html#AT91C_MATRIX_EBICSA">AT91C_MATRIX_EBICSA</a></i> 0xFFFFEE30</font></null></ul><table border=1 cellpadding=0 cellspacing=0 width="100%"><null><th bgcolor="#FFFFCC"><b>Offset</b></th><th bgcolor="#FFFFCC"><b>Name</b></th><th bgcolor="#FFFFCC"><b>Description</b></th><tr><td align="CENTER" bgcolor="#FFFFCC">1</td><td align="CENTER"><a name="MATRIX_CS1A"></a><b>MATRIX_CS1A</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS1A">AT91C_MATRIX_CS1A</a></font></td><td><b>Chip Select 1 Assignment</b><br>0: Chip Select 1 is assigned to the Static Memory Controller.<br>1: Chip Select 1 is assigned to the SDRAM Controller.<font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_CS1A_SMC"></a><b>MATRIX_CS1A_SMC</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS1A_SMC">AT91C_MATRIX_CS1A_SMC</a></font></td><td><br>Chip Select 1 is assigned to the Static Memory Controller.</td></tr>
<tr><td align="CENTER">1</td><td align="CENTER"><a name="MATRIX_CS1A_SDRAMC"></a><b>MATRIX_CS1A_SDRAMC</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS1A_SDRAMC">AT91C_MATRIX_CS1A_SDRAMC</a></font></td><td><br>Chip Select 1 is assigned to the SDRAM Controller.</td></tr>
</null></table></font>
</td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">3</td><td align="CENTER"><a name="MATRIX_CS3A"></a><b>MATRIX_CS3A</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS3A">AT91C_MATRIX_CS3A</a></font></td><td><b>Chip Select 3 Assignment</b><br>0: Chip Select 3 is only assigned to the Static Memory Controller and NCS3 behaves as defined by the SMC.<br>1: Chip Select 3 is assigned to the Static Memory Controller and the SmartMedia Logic is activated.<font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_CS3A_SMC"></a><b>MATRIX_CS3A_SMC</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS3A_SMC">AT91C_MATRIX_CS3A_SMC</a></font></td><td><br>Chip Select 3 is only assigned to the Static Memory Controller and NCS3 behaves as defined by the SMC.</td></tr>
<tr><td align="CENTER">1</td><td align="CENTER"><a name="MATRIX_CS3A_SM"></a><b>MATRIX_CS3A_SM</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS3A_SM">AT91C_MATRIX_CS3A_SM</a></font></td><td><br>Chip Select 3 is assigned to the Static Memory Controller and the SmartMedia Logic is activated.</td></tr>
</null></table></font>
</td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">4</td><td align="CENTER"><a name="MATRIX_CS4A"></a><b>MATRIX_CS4A</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS4A">AT91C_MATRIX_CS4A</a></font></td><td><b>Chip Select 4 Assignment</b><br>0: Chip Select 4 is only assigned to the Static Memory Controller and NCS4 behaves as defined by the SMC.<br>1: Chip Select 4 is assigned to the Static Memory Controller and the CompactFlash Logic (first slot) is activated.<font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_CS4A_SMC"></a><b>MATRIX_CS4A_SMC</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS4A_SMC">AT91C_MATRIX_CS4A_SMC</a></font></td><td><br>Chip Select 4 is only assigned to the Static Memory Controller and NCS4 behaves as defined by the SMC.</td></tr>
<tr><td align="CENTER">1</td><td align="CENTER"><a name="MATRIX_CS4A_CF"></a><b>MATRIX_CS4A_CF</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS4A_CF">AT91C_MATRIX_CS4A_CF</a></font></td><td><br>Chip Select 4 is assigned to the Static Memory Controller and the CompactFlash Logic (first slot) is activated.</td></tr>
</null></table></font>
</td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">5</td><td align="CENTER"><a name="MATRIX_CS5A"></a><b>MATRIX_CS5A</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS5A">AT91C_MATRIX_CS5A</a></font></td><td><b>Chip Select 5 Assignment</b><br>0: Chip Select 5 is only assigned to the Static Memory Controller and NCS5 behaves as defined by the SMC.<br>1: Chip Select 5 is assigned to the Static Memory Controller and the CompactFlash Logic (second slot) is activated.<font size="-1"><table bgcolor="#E3F2FF" border=1 cellpadding=0 cellspacing=0 width="100%"><null><th><b>Value</b></th><th><b>Label</b></th><th><b>Description</b></th><tr><td align="CENTER">0</td><td align="CENTER"><a name="MATRIX_CS5A_SMC"></a><b>MATRIX_CS5A_SMC</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS5A_SMC">AT91C_MATRIX_CS5A_SMC</a></font></td><td><br>Chip Select 5 is only assigned to the Static Memory Controller and NCS5 behaves as defined by the SMC</td></tr>
<tr><td align="CENTER">1</td><td align="CENTER"><a name="MATRIX_CS5A_CF"></a><b>MATRIX_CS5A_CF</b><font size="-1"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_CS5A_CF">AT91C_MATRIX_CS5A_CF</a></font></td><td><br>Chip Select 5 is assigned to the Static Memory Controller and the CompactFlash Logic (second slot) is activated.</td></tr>
</null></table></font>
</td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">8</td><td align="CENTER"><a name="MATRIX_DBPUC"></a><b>MATRIX_DBPUC</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_DBPUC">AT91C_MATRIX_DBPUC</a></font></td><td><b>Data Bus Pull-up Configuration</b><br>0: D0-D15 Data Bus bits are internally pulled-up to the VDDIOM power supply.<br>1: D0-D15 Data Bus bits are not internally pulled-up.</td></tr>
</null></table>
<a name="MATRIX_USBPCR"></a><h4><a href="#MATRIX">MATRIX</a>: <i><a href="AT91SAM9261_h.html#AT91_REG">AT91_REG</a></i> MATRIX_USBPCR  <i> Slave 4 Special Function Register</i></h4><ul><null><font size="-2"><li><b>MATRIX</b> <i><a href="AT91SAM9261_h.html#AT91C_MATRIX_USBPCR">AT91C_MATRIX_USBPCR</a></i> 0xFFFFEE34</font></null></ul><table border=1 cellpadding=0 cellspacing=0 width="100%"><null><th bgcolor="#FFFFCC"><b>Offset</b></th><th bgcolor="#FFFFCC"><b>Name</b></th><th bgcolor="#FFFFCC"><b>Description</b></th><tr><td align="CENTER" bgcolor="#FFFFCC">30</td><td align="CENTER"><a name="MATRIX_USBPCR_PUON"></a><b>MATRIX_USBPCR_PUON</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_USBPCR_PUON">AT91C_MATRIX_USBPCR_PUON</a></font></td><td><b>PullUp On</b></td></tr>
<tr><td align="CENTER" bgcolor="#FFFFCC">31</td><td align="CENTER"><a name="MATRIX_USBPCR_PUIDLE"></a><b>MATRIX_USBPCR_PUIDLE</b><font size="-2"><br><a href="AT91SAM9261_h.html#AT91C_MATRIX_USBPCR_PUIDLE">AT91C_MATRIX_USBPCR_PUIDLE</a></font></td><td><b>PullUp Idle</b></td></tr>
</null></table>
<a name="MATRIX_VERSION"></a><h4><a href="#MATRIX">MATRIX</a>: <i><a href="AT91SAM9261_h.html#AT91_REG">AT91_REG</a></i> MATRIX_VERSION  <i> Version Register</i></h4><ul><null><font size="-2"><li><b>MATRIX</b> <i><a href="AT91SAM9261_h.html#AT91C_MATRIX_VERSION">AT91C_MATRIX_VERSION</a></i> 0xFFFFEE44</font></null></ul></null><hr></html>