gatex.vhd

《CPLD_FPGA设计及应用》课件与实例

PROCESS(a,b)
     BEGIN 
       f1<=a NOR b;
       f1<=a AND b;
END PROCESS;