📄 console.c
字号:
/* * console.c: SGI arcs console code. * * Copyright (C) 1996 David S. Miller (dm@sgi.com) * Compability with board caches, Ulf Carlsson * * $Id: console.c,v 1.3 1999/10/09 00:00:57 ralf Exp $ */#include <linux/config.h>#include <linux/init.h>#include <asm/sgialib.h>#include <asm/bcache.h>/* The romvec is not compatible with board caches. Thus we disable it during * romvec action. Since r4xx0.c is always compiled and linked with your kernel, * this shouldn't cause any harm regardless what MIPS processor you have. * * The romvec write and read functions seem to interfere with the serial lines * in some way. You should be careful with them. */extern struct bcache_ops *bcops;#ifdef CONFIG_SGI_PROM_CONSOLEvoid prom_putchar(char c)#elsevoid __init prom_putchar(char c)#endif{ long cnt; char it = c; bcops->bc_disable(); romvec->write(1, &it, 1, &cnt); bcops->bc_enable();}#ifdef CONFIG_SGI_PROM_CONSOLEchar prom_getchar(void)#elsechar __init prom_getchar(void)#endif{ long cnt; char c; bcops->bc_disable(); romvec->read(0, &c, 1, &cnt); bcops->bc_enable(); return c;}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -