emit.map.qmsg

这是一个超声波发射的控制电路的设计,可以发出连续的单载波脉冲.

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 20:30:14 2006 " "Info: Processing started: Thu Nov 09 20:30:14 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emit -c emit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off emit -c emit" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file emit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emit-bhv " "Info: Found design unit 1: emit-bhv" {  } { { "emit.vhd" "" { Text "D:/software/Altera.Quartus.II.v6.0-SHooTERS/win/pan/cpld/frequency/9-12/emit.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 emit " "Info: Found entity 1: emit" {  } { { "emit.vhd" "" { Text "D:/software/Altera.Quartus.II.v6.0-SHooTERS/win/pan/cpld/frequency/9-12/emit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "emit " "Info: Elaborating entity \"emit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outa emit.vhd(44) " "Warning (10492): VHDL Process Statement warning at emit.vhd(44): signal \"outa\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "emit.vhd" "" { Text "D:/software/Altera.Quartus.II.v6.0-SHooTERS/win/pan/cpld/frequency/9-12/emit.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outb emit.vhd(45) " "Warning (10492): VHDL Process Statement warning at emit.vhd(45): signal \"outb\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "emit.vhd" "" { Text "D:/software/Altera.Quartus.II.v6.0-SHooTERS/win/pan/cpld/frequency/9-12/emit.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter_4\[3\] data_in GND " "Warning: Reduced register \"counter_4\[3\]\" with stuck data_in port to stuck value GND" {  } { { "emit.vhd" "" { Text "D:/software/Altera.Quartus.II.v6.0-SHooTERS/win/pan/cpld/frequency/9-12/emit.vhd" 23 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter_4\[2\] data_in GND " "Warning: Reduced register \"counter_4\[2\]\" with stuck data_in port to stuck value GND" {  } { { "emit.vhd" "" { Text "D:/software/Altera.Quartus.II.v6.0-SHooTERS/win/pan/cpld/frequency/9-12/emit.vhd" 23 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "10 " "Info: Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "5 " "Info: Implemented 5 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 20:30:16 2006 " "Info: Processing ended: Thu Nov 09 20:30:16 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}