📄 fir_top.qsf

📁 Altera FPGA CPLD设计高级篇电子书籍
💻 QSF
📖 第 1 页 / 共 5 页
字号:
上一页 1 2 3 45
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg1" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_1_n\|res\[5\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg2" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg3" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y4 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_1_n\|res\[4\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg4" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg5" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_1_n\|res\[3\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg6" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~porta_address_reg7" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_1_n\|res\[2\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg1" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_1_n\|res\[1\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg2" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg3" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_1_n\|res\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg4" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg5" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg6" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y1 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur1_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_rs41:auto_generated\|ram_block1a0~portb_address_reg7" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[12\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[11\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y4 -to "fir_top_st:fir_top_st_component\|scale_accum:Usa\|a_inv_mx\[1\]~COUT" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[10\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[9\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[8\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[7\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[6\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[5\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[4\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[3\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[2\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[1\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y4 -to "fir_top_st:fir_top_st_component\|scale_accum:Usa\|a_inv_mx\[6\]~COUT" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y2 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y1 -to "fir_top_st:fir_top_st_component\|sadd:Uaddl_0_n_0_n\|res\[13\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X13_Y5 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_18_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X14_Y3 -to "fir_top_st:fir_top_st_component\|scale_accum:Usa\|a_inv_mx\[11\]~COUT" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X7_Y5 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_17_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X7_Y5 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_17_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y3 -to "fir_top_st:fir_top_st_component\|ser_ctrl_nc:Usc\|i~83" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y3 -to "fir_top_st:fir_top_st_component\|ser_ctrl_nc:Usc\|i~84" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X8_Y3 -to "fir_top_st:fir_top_st_component\|ser_ctrl_nc:Usc\|i~85" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X8_Y3 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_16_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X8_Y3 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_16_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[0\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[1\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[2\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[3\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[4\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X8_Y1 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_15_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[5\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[6\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[7\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[8\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X8_Y1 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_15_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[9\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[10\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y3 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur2_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_6m41:auto_generated\|q_b\[11\]" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X9_Y2 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_14_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X9_Y2 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_14_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X7_Y6 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_13_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X7_Y6 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_13_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X5_Y2 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_12_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X5_Y2 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_12_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X6_Y3 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_11_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X6_Y3 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_11_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X7_Y4 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_10_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X7_Y4 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_10_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X3_Y4 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_9_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X3_Y4 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_9_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X5_Y5 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_8_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X5_Y5 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_8_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X13_Y7 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_7_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X13_Y7 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_7_n\|data_out\[0\]~reg0" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION LAB_X12_Y6 -to "fir_top_st:fir_top_st_component\|sym_add_ser:sym_6_n\|c_out" -section_id fir_lock
		set_instance_assignment -name LL_NODE_LOCATION M4K_X15_Y2 -to "fir_top_st:fir_top_st_component\|ram_lut:Ur0_n\|ram_2pt_var:ram\|altsyncram:altsyncram_component\|altsyncram_qs41:auto_generated\|ram_block1a
上一页 1 2 3 45
💿 文件大小 54407 K
👤 上传用户 myhand123
📂 所属分类教程资料
🏷️ 相关标签

#Altera #FPGA #CPLD #电子
⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -