lockit.tan.summary

Altera FPGA CPLD设计高级篇电子书籍

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.587 ns
From           : fifo_wr
To             : data_buffer:inst|scfifo:scfifo_component|scfifo_39m:auto_generated|a_dpfifo_ihi:dpfifo|dpram_btj:FIFOram|altsyncram_9kb1:altsyncram1|ram_block2a11~Iporta_we_reg

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.684 ns
From           : data_buffer:inst|scfifo:scfifo_component|scfifo_39m:auto_generated|a_dpfifo_ihi:dpfifo|dpram_btj:FIFOram|altsyncram_9kb1:altsyncram1|ram_block2a14~Iportb_address_reg11
To             : fifo_out[6]

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -2.241 ns
From           : fir_data_b[8]
To             : fir_top:inst2|fir_top_st:fir_top_st_component|par_ld_ser_tdl_nc:Utdl_0_a|data_reg[8]

Type           : Worst-case minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.022 ns
From           : fir_top:inst1|fir_top_st:fir_top_st_component|scale_shft_comb:Usscx|res[2]~reg0
To             : fir_result_a[2]

Type           : Clock Setup: 'fifo_clk'
Slack          : N/A
Required Time  : None
Actual Time    : 245.34 MHz ( period = 4.076 ns )
From           : data_buffer:inst|scfifo:scfifo_component|scfifo_39m:auto_generated|a_dpfifo_ihi:dpfifo|a_fefifo_n4f:fifo_state|b_full
To             : data_buffer:inst|scfifo:scfifo_component|scfifo_39m:auto_generated|a_dpfifo_ihi:dpfifo|dpram_btj:FIFOram|altsyncram_9kb1:altsyncram1|ram_block2a11~Iporta_we_reg

Type           : Clock Setup: 'fir_clock'
Slack          : N/A
Required Time  : None
Actual Time    : 255.56 MHz ( period = 3.913 ns )
From           : fir_top:inst2|fir_top_st:fir_top_st_component|ram_lut:Ur1_n|ram_2pt_var:ram|altsyncram:altsyncram_component|altsyncram_rs41:auto_generated|q_b[0]~Iporta_datain_reg0
To             : fir_top:inst2|fir_top_st:fir_top_st_component|ram_lut:Ur1_n|ram_2pt_var:ram|altsyncram:altsyncram_component|altsyncram_rs41:auto_generated|q_b[0]~Iporta_memory_reg0

--------------------------------------------------------------------------------------