bcd.map.eqn

CPLD VHDL CODE非常好的参考资料

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--cnt[0] is cnt[0]
cnt[0]_reg_input = VCC;
cnt[0] = TFFE(cnt[0]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[1] is cnt[1]
cnt[1]_or_out = cnt[0];
cnt[1]_reg_input = cnt[1] $ cnt[1]_or_out;
cnt[1] = DFFE(cnt[1]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[2] is cnt[2]
cnt[2]_p1_out = cnt[1] & cnt[0];
cnt[2]_or_out = cnt[2];
cnt[2]_reg_input = cnt[2]_p1_out $ cnt[2]_or_out;
cnt[2] = DFFE(cnt[2]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[3] is cnt[3]
cnt[3]_p1_out = cnt[2] & cnt[1] & cnt[0];
cnt[3]_or_out = cnt[3];
cnt[3]_reg_input = cnt[3]_p1_out $ cnt[3]_or_out;
cnt[3] = DFFE(cnt[3]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[4] is cnt[4]
cnt[4]_p1_out = cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[4]_or_out = cnt[4];
cnt[4]_reg_input = cnt[4]_p1_out $ cnt[4]_or_out;
cnt[4] = DFFE(cnt[4]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[5] is cnt[5]
cnt[5]_p1_out = cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[5]_or_out = cnt[5];
cnt[5]_reg_input = cnt[5]_p1_out $ cnt[5]_or_out;
cnt[5] = DFFE(cnt[5]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[6] is cnt[6]
cnt[6]_p1_out = cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[6]_or_out = cnt[6];
cnt[6]_reg_input = cnt[6]_p1_out $ cnt[6]_or_out;
cnt[6] = DFFE(cnt[6]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[7] is cnt[7]
cnt[7]_p1_out = cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[7]_or_out = cnt[7];
cnt[7]_reg_input = cnt[7]_p1_out $ cnt[7]_or_out;
cnt[7] = DFFE(cnt[7]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[8] is cnt[8]
cnt[8]_p1_out = cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[8]_or_out = cnt[8]_p1_out;
cnt[8]_reg_input = cnt[8]_or_out;
cnt[8] = TFFE(cnt[8]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[9] is cnt[9]
cnt[9]_p1_out = cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[9]_or_out = cnt[9];
cnt[9]_reg_input = cnt[9]_p1_out $ cnt[9]_or_out;
cnt[9] = DFFE(cnt[9]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[10] is cnt[10]
cnt[10]_p1_out = cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[10]_or_out = cnt[10];
cnt[10]_reg_input = cnt[10]_p1_out $ cnt[10]_or_out;
cnt[10] = DFFE(cnt[10]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[11] is cnt[11]
cnt[11]_p1_out = cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[11]_or_out = cnt[11];
cnt[11]_reg_input = cnt[11]_p1_out $ cnt[11]_or_out;
cnt[11] = DFFE(cnt[11]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[12] is cnt[12]
cnt[12]_p1_out = cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[12]_or_out = cnt[12];
cnt[12]_reg_input = cnt[12]_p1_out $ cnt[12]_or_out;
cnt[12] = DFFE(cnt[12]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[13] is cnt[13]
cnt[13]_p1_out = cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[13]_or_out = cnt[13];
cnt[13]_reg_input = cnt[13]_p1_out $ cnt[13]_or_out;
cnt[13] = DFFE(cnt[13]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[14] is cnt[14]
cnt[14]_p1_out = cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[14]_or_out = cnt[14];
cnt[14]_reg_input = cnt[14]_p1_out $ cnt[14]_or_out;
cnt[14] = DFFE(cnt[14]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[15] is cnt[15]
cnt[15]_p1_out = cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[15]_or_out = cnt[15];
cnt[15]_reg_input = cnt[15]_p1_out $ cnt[15]_or_out;
cnt[15] = DFFE(cnt[15]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[16] is cnt[16]
cnt[16]_p1_out = cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[16]_or_out = cnt[16]_p1_out;
cnt[16]_reg_input = cnt[16]_or_out;
cnt[16] = TFFE(cnt[16]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[17] is cnt[17]
cnt[17]_p1_out = !cnt[18] & cnt[16] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[17]_p2_out = cnt[16] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0] & cnt[19];
cnt[17]_p3_out = cnt[16] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0] & cnt[17];
cnt[17]_or_out = cnt[17]_p1_out # cnt[17]_p2_out # cnt[17]_p3_out;
cnt[17]_reg_input = cnt[17]_or_out;
cnt[17] = TFFE(cnt[17]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[18] is cnt[18]
cnt[18]_p1_out = !cnt[19] & cnt[16] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0] & cnt[18];
cnt[18]_p2_out = cnt[16] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0] & cnt[17];
cnt[18]_or_out = cnt[18]_p1_out # cnt[18]_p2_out;
cnt[18]_reg_input = cnt[18]_or_out;
cnt[18] = TFFE(cnt[18]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--cnt[19] is cnt[19]
cnt[19]_p1_out = cnt[18] & cnt[17] & cnt[16] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
cnt[19]_or_out = cnt[19];
cnt[19]_reg_input = cnt[19]_p1_out $ cnt[19]_or_out;
cnt[19] = DFFE(cnt[19]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--en_tmp[1] is en_tmp[1]
en_tmp[1]_p1_out = cnt[18] & !cnt[17] & cnt[16] & !cnt[19] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
en_tmp[1]_or_out = en_tmp[1]_p1_out;
en_tmp[1]_reg_input = en_tmp[1]_or_out;
en_tmp[1] = TFFE(en_tmp[1]_reg_input, !GLOBAL(clk), GLOBAL(rst), , );


--en_tmp[0] is en_tmp[0]
en_tmp[0]_p1_out = cnt[18] & !cnt[17] & cnt[16] & !cnt[19] & cnt[15] & cnt[14] & cnt[13] & cnt[12] & cnt[11] & cnt[10] & cnt[9] & cnt[8] & cnt[7] & cnt[6] & cnt[5] & cnt[4] & cnt[3] & cnt[2] & cnt[1] & cnt[0];
en_tmp[0]_or_out = en_tmp[0]_p1_out;
en_tmp[0]_reg_input = en_tmp[0]_or_out;
en_tmp[0] = TFFE(en_tmp[0]_reg_input, !GLOBAL(clk), , rst, );


--A1L34 is Mux~1564
A1L34_p1_out = !a[0] & a[2] & a[3] & !en_tmp[1] & en_tmp[0] & !a[1];
A1L34_p2_out = !a[0] & !a[2] & !a[3] & !en_tmp[1] & en_tmp[0] & a[1];
A1L34_or_out = A1L34_p1_out # A1L34_p2_out;
A1L34 = A1L34_or_out;


--A1L44 is Mux~1570
A1L44_p0_out = !en_tmp[1] & en_tmp[0] & a[3] & !a[1];
A1L44_p1_out = !a[0] & !en_tmp[1] & en_tmp[0] & a[2];
A1L44_p2_out = !en_tmp[1] & en_tmp[0] & a[2] & a[3];
A1L44_p3_out = !en_tmp[1] & en_tmp[0] & a[2] & !a[1];
A1L44_p4_out = !en_tmp[1] & en_tmp[0] & !a[2] & !a[3] & a[1];
A1L44_or_out = A1L44_p0_out # A1L44_p1_out # A1L44_p2_out # A1L44_p3_out # A1L44_p4_out;
A1L44 = !(A1L44_or_out);


--A1L54 is Mux~1579
A1L54_p0_out = a[1] & a[3] & en_tmp[1] & !en_tmp[0];
A1L54_p1_out = !a[1] & a[3] & a[2] & !en_tmp[1] & en_tmp[0];
A1L54_p2_out = a[3] & a[2] & en_tmp[1] & !en_tmp[0];
A1L54_p3_out = a[1] & !a[2] & !en_tmp[1] & en_tmp[0] & a[0];
A1L54_p4_out = a[1] & !a[3] & !en_tmp[1] & en_tmp[0] & a[0];
A1L54_or_out = A1L25 # A1L54_p0_out # A1L54_p1_out # A1L54_p2_out # A1L54_p3_out # A1L54_p4_out;
A1L54 = A1L54_or_out;


--A1L64 is Mux~1583
A1L64_p1_out = !en_tmp[1] & en_tmp[0] & a[2] & a[3] & a[1] & a[0];
A1L64_p2_out = !en_tmp[1] & en_tmp[0] & a[2] & !a[3] & !a[1] & a[0];
A1L64_p3_out = !en_tmp[1] & en_tmp[0] & a[2] & !a[3] & a[1] & !a[0];
A1L64_or_out = A1L64_p1_out # A1L64_p2_out # A1L64_p3_out;
A1L64 = A1L64_or_out;


--A1L74 is Mux~1589
A1L74_p0_out = a[3] & en_tmp[1] & !en_tmp[0] & a[2];
A1L74_p1_out = !a[1] & a[0] & !a[3] & !en_tmp[1] & en_tmp[0] & !a[2];
A1L74_p2_out = a[1] & !a[0] & a[3] & !en_tmp[1] & en_tmp[0] & a[2];
A1L74_p3_out = a[1] & a[0] & a[3] & !en_tmp[1] & en_tmp[0] & !a[2];
A1L74_p4_out = a[1] & a[3] & en_tmp[1] & !en_tmp[0];
A1L74_or_out = A1L05 # A1L74_p0_out # A1L74_p1_out # A1L74_p2_out # A1L74_p3_out # A1L74_p4_out;
A1L74 = A1L74_or_out;


--A1L84 is Mux~1595
A1L84_p0_out = !en_tmp[1] & en_tmp[0] & a[0];
A1L84_p1_out = a[1] & a[3] & a[2] & !en_tmp[1] & en_tmp[0];
A1L84_p2_out = !a[1] & !a[3] & a[2] & !en_tmp[1] & en_tmp[0];
A1L84_p3_out = a[3] & a[2] & en_tmp[1] & !en_tmp[0];
A1L84_p4_out = a[1] & a[3] & en_tmp[1] & !en_tmp[0];
A1L84_or_out = A1L84_p0_out # A1L84_p1_out # A1L84_p2_out # A1L84_p3_out # A1L84_p4_out;
A1L84 = A1L84_or_out;


--A1L94 is Mux~1601
A1L94_p0_out = !en_tmp[1] & en_tmp[0] & !a[2] & a[3] & a[0];
A1L94_p1_out = en_tmp[1] & !en_tmp[0] & a[2] & a[3];
A1L94_p2_out = en_tmp[1] & !en_tmp[0] & a[3] & a[1];
A1L94_p3_out = !en_tmp[1] & en_tmp[0] & !a[2] & !a[1] & a[0];
A1L94_p4_out = !en_tmp[1] & en_tmp[0] & a[2] & !a[3] & a[1] & a[0];
A1L94_or_out = A1L15 # A1L94_p0_out # A1L94_p1_out # A1L94_p2_out # A1L94_p3_out # A1L94_p4_out;
A1L94 = A1L94_or_out;


--A1L05 is Mux~1602
A1L05_p1_out = !a[1] & !a[0] & !a[3] & !en_tmp[1] & en_tmp[0] & a[2];
A1L05 = A1L05_p1_out;


--A1L15 is Mux~1604
A1L15_p1_out = !en_tmp[1] & en_tmp[0] & a[2] & a[1] & a[3] & !a[0];
A1L15_p2_out = !en_tmp[1] & en_tmp[0] & a[2] & !a[1] & !a[3] & !a[0];
A1L15 = A1L15_p1_out # A1L15_p2_out;


--~VCC~0 is ~VCC~0
~VCC~0_or_out = GND;
~VCC~0 = !(~VCC~0_or_out);


--A1L25 is Mux~1609
A1L25_p1_out = !a[3] & a[0] & !a[2] & !en_tmp[1] & en_tmp[0];
A1L25_p2_out = !a[3] & !a[2] & !en_tmp[1] & en_tmp[0] & a[1];
A1L25 = A1L25_p1_out # A1L25_p2_out;


--clk is clk
--operation mode is input

clk = INPUT();


--rst is rst
--operation mode is input

rst = INPUT();


--a[0] is a[0]
--operation mode is input

a[0] = INPUT();


--a[1] is a[1]
--operation mode is input

a[1] = INPUT();


--a[2] is a[2]
--operation mode is input

a[2] = INPUT();


--a[3] is a[3]
--operation mode is input

a[3] = INPUT();


--c[0] is c[0]
--operation mode is output

c[0] = OUTPUT(~VCC~0);


--en[0] is en[0]
--operation mode is output

en[0] = OUTPUT(en_tmp[0]);


--en[1] is en[1]
--operation mode is output

en[1] = OUTPUT(en_tmp[1]);


--c[5] is c[5]
--operation mode is output

c[5] = OUTPUT(A1L34);


--c[1] is c[1]
--operation mode is output

c[1] = OUTPUT(A1L44);


--c[2] is c[2]
--operation mode is output

c[2] = OUTPUT(A1L54);


--c[6] is c[6]
--operation mode is output

c[6] = OUTPUT(A1L64);


--c[7] is c[7]
--operation mode is output

c[7] = OUTPUT(A1L74);


--c[3] is c[3]
--operation mode is output

c[3] = OUTPUT(A1L84);


--c[4] is c[4]
--operation mode is output

c[4] = OUTPUT(A1L94);