pic18f4331.c

sdcc是为51等小型嵌入式cpu设计的c语言编译器支持数种不同类型的cpu

/* 
 * pic18f4331.h - PIC18F4331 Device Library Sources
 * 
 * This file is part of the GNU PIC Library.
 * 
 * May, 2005
 * The GNU PIC Library is maintained by
 *     Raphael Neider <rneider AT web.de>
 * 
 * originally designed by
 *     Vangelis Rokas <[e-mail]>
 * 
 * $Id: pic18f4331.c 4148 2006-05-01 20:47:12Z tecodev $
 * 
 */

#include <pic18f4331.h>

__sfr __at (0xF60) DFLTCON;
volatile __DFLTCON_t __at (0xF60) DFLTCONbits;

__sfr __at (0xF61) CAP3CON;
volatile __CAP3CON_t __at (0xF61) CAP3CONbits;

__sfr __at (0xF62) CAP2CON;
volatile __CAP2CON_t __at (0xF62) CAP2CONbits;

__sfr __at (0xF63) CAP1CON;
volatile __CAP1CON_t __at (0xF63) CAP1CONbits;

__sfr __at (0xF64) CAP3BUFL;

__sfr __at (0xF65) CAP3BUFH;

__sfr __at (0xF66) CAP2BUFL;

__sfr __at (0xF67) CAP2BUFH;

__sfr __at (0xF68) CAP1BUFL;

__sfr __at (0xF69) CAP1BUFH;

__sfr __at (0xF6A) OVDCONS;
volatile __OVDCONS_t __at (0xF6A) OVDCONSbits;

__sfr __at (0xF6B) OVDCOND;
volatile __OVDCOND_t __at (0xF6B) OVDCONDbits;

__sfr __at (0xF6C) FLTCONFIG;
volatile __FLTCONFIG_t __at (0xF6C) FLTCONFIGbits;

__sfr __at (0xF6D) DTCON;
volatile __DTCON_t __at (0xF6D) DTCONbits;

__sfr __at (0xF6E) PWMCON1;
volatile __PWMCON1_t __at (0xF6E) PWMCON1bits;

__sfr __at (0xF6F) PWMCON0;
volatile __PWMCON0_t __at (0xF6F) PWMCON0bits;

__sfr __at (0xF70) SEVTCMPH;
volatile __SEVTCMPH_t __at (0xF70) SEVTCMPHbits;

__sfr __at (0xF71) SEVTCMPL;

__sfr __at (0xF72) PDC3H;
volatile __PDC3H_t __at (0xF72) PDC3Hbits;

__sfr __at (0xF73) PDC3L;

__sfr __at (0xF74) PDC2H;
volatile __PDC2H_t __at (0xF74) PDC2Hbits;

__sfr __at (0xF75) PDC2L;

__sfr __at (0xF76) PDC1H;
volatile __PDC1H_t __at (0xF76) PDC1Hbits;

__sfr __at (0xF77) PDC1L;

__sfr __at (0xF78) PDC0H;
volatile __PDC0H_t __at (0xF78) PDC0Hbits;

__sfr __at (0xF79) PDC0L;

__sfr __at (0xF7A) PTPERH;
volatile __PTPERH_t __at (0xF7A) PTPERHbits;

__sfr __at (0xF7B) PTPERL;

__sfr __at (0xF7C) PTMRH;
volatile __PTMRH_t __at (0xF7C) PTMRHbits;

__sfr __at (0xF7D) PTMRL;

__sfr __at (0xF7E) PTCON1;
volatile __PTCON1_t __at (0xF7E) PTCON1bits;

__sfr __at (0xF7F) PTCON0;
volatile __PTCON0_t __at (0xF7F) PTCON0bits;

__sfr __at (0xF80) PORTA;
volatile __PORTA_t __at (0xF80) PORTAbits;

__sfr __at (0xF81) PORTB;
volatile __PORTB_t __at (0xF81) PORTBbits;

__sfr __at (0xF82) PORTC;
volatile __PORTC_t __at (0xF82) PORTCbits;

__sfr __at (0xF83) PORTD;
volatile __PORTD_t __at (0xF83) PORTDbits;

__sfr __at (0xF84) PORTE;
volatile __PORTE_t __at (0xF84) PORTEbits;

__sfr __at (0xF87) TMR5L;

__sfr __at (0xF88) TMR5H;

__sfr __at (0xF89) LATA;
volatile __LATA_t __at (0xF89) LATAbits;

__sfr __at (0xF8A) LATB;
volatile __LATB_t __at (0xF8A) LATBbits;

__sfr __at (0xF8B) LATC;
volatile __LATC_t __at (0xF8B) LATCbits;

__sfr __at (0xF8C) LATD;
volatile __LATD_t __at (0xF8C) LATDbits;

__sfr __at (0xF8D) LATE;
volatile __LATE_t __at (0xF8D) LATEbits;

__sfr __at (0xF90) PR5L;

__sfr __at (0xF91) PR5H;

__sfr __at (0xF92) TRISA;
volatile __TRISA_t __at (0xF92) TRISAbits;

__sfr __at (0xF93) TRISB;
volatile __TRISB_t __at (0xF93) TRISBbits;

__sfr __at (0xF94) TRISC;
volatile __TRISC_t __at (0xF94) TRISCbits;

__sfr __at (0xF95) TRISD;
volatile __TRISD_t __at (0xF95) TRISDbits;

__sfr __at (0xF96) TRISE;
volatile __TRISE_t __at (0xF96) TRISEbits;

__sfr __at (0xF99) ADCHS;
volatile __ADCHS_t __at (0xF99) ADCHSbits;

__sfr __at (0xF9A) ADCON3;
volatile __ADCON3_t __at (0xF9A) ADCON3bits;

__sfr __at (0xF9B) OSCTUNE;
volatile __OSCTUNE_t __at (0xF9B) OSCTUNEbits;

__sfr __at (0xF9D) PIE1;
volatile __PIE1_t __at (0xF9D) PIE1bits;

__sfr __at (0xF9E) PIR1;
volatile __PIR1_t __at (0xF9E) PIR1bits;

__sfr __at (0xF9F) IPR1;
volatile __IPR1_t __at (0xF9F) IPR1bits;

__sfr __at (0xFA0) PIE2;
volatile __PIE2_t __at (0xFA0) PIE2bits;

__sfr __at (0xFA1) PIR2;
volatile __PIR2_t __at (0xFA1) PIR2bits;

__sfr __at (0xFA2) IPR2;
volatile __IPR2_t __at (0xFA2) IPR2bits;

__sfr __at (0xFA3) PIE3;
volatile __PIE3_t __at (0xFA3) PIE3bits;

__sfr __at (0xFA4) PIR3;
volatile __PIR3_t __at (0xFA4) PIR3bits;

__sfr __at (0xFA5) IPR3;
volatile __IPR3_t __at (0xFA5) IPR3bits;

__sfr __at (0xFA6) EECON1;
volatile __EECON1_t __at (0xFA6) EECON1bits;

__sfr __at (0xFA7) EECON2;

__sfr __at (0xFA8) EEDATA;

__sfr __at (0xFA9) EEADR;

__sfr __at (0xFAA) BAUDCTL;
volatile __BAUDCTL_t __at (0xFAA) BAUDCTLbits;

__sfr __at (0xFAB) RCSTA;
volatile __RCSTA_t __at (0xFAB) RCSTAbits;

__sfr __at (0xFAC) TXSTA;
volatile __TXSTA_t __at (0xFAC) TXSTAbits;

__sfr __at (0xFAD) TXREG;

__sfr __at (0xFAE) RCREG;

__sfr __at (0xFAF) SPBRG;

__sfr __at (0xFB0) SPBRGH;

__sfr __at (0xFB6) QEICON;
volatile __QEICON_t __at (0xFB6) QEICONbits;

__sfr __at (0xFB7) T5CON;
volatile __T5CON_t __at (0xFB7) T5CONbits;

__sfr __at (0xFB8) ANSEL0;
volatile __ANSEL0_t __at (0xFB8) ANSEL0bits;

__sfr __at (0xFB9) ANSEL1;
volatile __ANSEL1_t __at (0xFB9) ANSEL1bits;

__sfr __at (0xFBA) CCP2CON;
volatile __CCP2CON_t __at (0xFBA) CCP2CONbits;

__sfr __at (0xFBB) CCPR2L;

__sfr __at (0xFBC) CCPR2H;

__sfr __at (0xFBD) CCP1CON;
volatile __CCP1CON_t __at (0xFBD) CCP1CONbits;

__sfr __at (0xFBE) CCPR1L;

__sfr __at (0xFBF) CCPR1H;

__sfr __at (0xFC0) ADCON2;
volatile __ADCON2_t __at (0xFC0) ADCON2bits;

__sfr __at (0xFC1) ADCON1;
volatile __ADCON1_t __at (0xFC1) ADCON1bits;

__sfr __at (0xFC2) ADCON0;
volatile __ADCON0_t __at (0xFC2) ADCON0bits;

__sfr __at (0xFC3) ADRESL;

__sfr __at (0xFC4) ADRESH;

__sfr __at (0xFC6) SSPCON;
volatile __SSPCON_t __at (0xFC6) SSPCONbits;

__sfr __at (0xFC7) SSPSTAT;
volatile __SSPSTAT_t __at (0xFC7) SSPSTATbits;

__sfr __at (0xFC8) SSPADD;

__sfr __at (0xFC9) SSPBUF;

__sfr __at (0xFCA) T2CON;
volatile __T2CON_t __at (0xFCA) T2CONbits;

__sfr __at (0xFCB) PR2;

__sfr __at (0xFCC) TMR2;

__sfr __at (0xFCD) T1CON;
volatile __T1CON_t __at (0xFCD) T1CONbits;

__sfr __at (0xFCE) TMR1L;

__sfr __at (0xFCF) TMR1H;

__sfr __at (0xFD0) RCON;
volatile __RCON_t __at (0xFD0) RCONbits;

__sfr __at (0xFD1) WDTCON;
volatile __WDTCON_t __at (0xFD1) WDTCONbits;

__sfr __at (0xFD2) LVDCON;
volatile __LVDCON_t __at (0xFD2) LVDCONbits;

__sfr __at (0xFD3) OSCCON;
volatile __OSCCON_t __at (0xFD3) OSCCONbits;

__sfr __at (0xFD5) T0CON;
volatile __T0CON_t __at (0xFD5) T0CONbits;

__sfr __at (0xFD6) TMR0L;

__sfr __at (0xFD7) TMR0H;

__sfr __at (0xFD8) STATUS;
volatile __STATUS_t __at (0xFD8) STATUSbits;

__sfr __at (0xFD9) FSR2L;

__sfr __at (0xFDA) FSR2H;
volatile __FSR2H_t __at (0xFDA) FSR2Hbits;

__sfr __at (0xFDB) PLUSW2;

__sfr __at (0xFDC) PREINC2;

__sfr __at (0xFDD) POSTDEC2;

__sfr __at (0xFDE) POSTINC2;

__sfr __at (0xFDF) INDF2;

__sfr __at (0xFE0) BSR;
volatile __BSR_t __at (0xFE0) BSRbits;

__sfr __at (0xFE1) FSR1L;

__sfr __at (0xFE2) FSR1H;
volatile __FSR1H_t __at (0xFE2) FSR1Hbits;

__sfr __at (0xFE3) PLUSW1;

__sfr __at (0xFE4) PREINC1;

__sfr __at (0xFE5) POSTDEC1;

__sfr __at (0xFE6) POSTINC1;

__sfr __at (0xFE7) INDF1;

__sfr __at (0xFE8) WREG;

__sfr __at (0xFE9) FSR0L;

__sfr __at (0xFEA) FSR0H;
volatile __FSR0H_t __at (0xFEA) FSR0Hbits;

__sfr __at (0xFEB) PLUSW0;

__sfr __at (0xFEC) PREINC0;

__sfr __at (0xFED) POSTDEC0;

__sfr __at (0xFEE) POSTINC0;

__sfr __at (0xFEF) INDF0;

__sfr __at (0xFF0) INTCON3;
volatile __INTCON3_t __at (0xFF0) INTCON3bits;

__sfr __at (0xFF1) INTCON2;
volatile __INTCON2_t __at (0xFF1) INTCON2bits;

__sfr __at (0xFF2) INTCON;
volatile __INTCON_t __at (0xFF2) INTCONbits;

__sfr __at (0xFF3) PRODL;

__sfr __at (0xFF4) PRODH;

__sfr __at (0xFF5) TABLAT;

__sfr __at (0xFF6) TBLPTRL;

__sfr __at (0xFF7) TBLPTRH;

__sfr __at (0xFF8) TBLPTRU;
volatile __TBLPTRU_t __at (0xFF8) TBLPTRUbits;

__sfr __at (0xFF9) PCL;

__sfr __at (0xFFA) PCLATH;
volatile __PCLATH_t __at (0xFFA) PCLATHbits;

__sfr __at (0xFFB) PCLATU;
volatile __PCLATU_t __at (0xFFB) PCLATUbits;

__sfr __at (0xFFC) STKPTR;
volatile __STKPTR_t __at (0xFFC) STKPTRbits;

__sfr __at (0xFFD) TOSL;

__sfr __at (0xFFE) TOSH;

__sfr __at (0xFFF) TOSU;
volatile __TOSU_t __at (0xFFF) TOSUbits;