📄 comment
字号:
RD, 25.2.93From the number of instructions one could expect a maximum of 15/100 secfor the standard multiplication instead of 21/100. This is due to abranch delay of a total of 3 cycles, one of them can be filled withthe delay instruction, and a load delay of at least one cycle, maybemore if the loaded value is used immediately.For 64 bit multiplication all of this should disappear in the timeconsumed by the umul instruction. So it is not too bad.The situation is worse for other functions, e.g. additions and bgcd.RD, 3.3.93There seems to be no easily usable "udiv" instruction.Maybe there is one on later versions of the processor?Despite the optimized DigitVecMultSub the division performanceis bad.
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -