filter.tan.summary

FPGA开发光盘各章节实例的设计工程与源码

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 4.695 ns
From           : xin[10]
To             : filter_shift:shift_reg|shifter_ff[1][10]
From Clock     : --
To Clock       : g_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 18.076 ns
From           : filter_coef:rom_coef|altsyncram:altsyncram_component|altsyncram_v331:auto_generated|ram_block1a232
To             : test_coefout[9]
From Clock     : g_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.669 ns
From           : xin[6]
To             : filter_shift:shift_reg|shifter_ff[1][6]
From Clock     : --
To Clock       : g_clk
Failed Paths   : 0

Type           : Clock Setup: 'g_clk'
Slack          : N/A
Required Time  : None
Actual Time    : 101.03 MHz ( period = 9.898 ns )
From           : filter_coef:rom_coef|altsyncram:altsyncram_component|altsyncram_v331:auto_generated|ram_block1a178
To             : accumulator:shift_add|accum[16]
From Clock     : g_clk
To Clock       : g_clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------