rader_hilbert_cmp.qrpt

FPGA开发光盘各章节实例的设计工程与源码

[||Compilation Report||Flow Elapsed Time]
COLUMN_WIDTHS=141L,96L,
OUTPUT_SECTION=1
PAGE_ORIENTATION=0
[||Compilation Report||Timing Analyzer||Clock Hold: 'clk']
COLUMN_WIDTHS=276L,247L,312L,131L,166L,194L,194L,180L,
OUTPUT_SECTION=1
PAGE_ORIENTATION=0