_primary.vhd

来自「FPGA设计初级班和提高班培训课堂PPT；实验的源代码；实验指导书！」· VHDL 代码 · 共 10 行

library verilog;
use verilog.vl_types.all;
entity ram_control is
    port(
        clk             : in     vl_logic;
        rst             : in     vl_logic;
        q               : out    vl_logic_vector(3 downto 0)
    );
end ram_control;