test.map.eqn

FPGA串口界面调试程序,用VHDL语言实现

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_dsp0_irq is rs422:inst|dsp0_irq
--operation mode is normal

B1_dsp0_irq_lut_out = !B1L96;
B1_dsp0_irq = DFFEAS(B1_dsp0_irq_lut_out, !CLK40M, VCC, , , , , , );


--D1_CLK_SERIAL is clk:inst12|CLK_SERIAL
--operation mode is normal

D1_CLK_SERIAL_lut_out = D1_count0[5] # D1_count0[4] & D1_count0[3] & !D1L11;
D1_CLK_SERIAL = DFFEAS(D1_CLK_SERIAL_lut_out, !G1__clk0, VCC, , , , , , );


--B1_D_enp is rs422:inst|D_enp
--operation mode is normal

B1_D_enp_lut_out = A1L411 # B1L283 & B1L383 # !A1L511;
B1_D_enp = DFFEAS(B1_D_enp_lut_out, D1_CLK_SERIAL, VCC, , A1L611, , , , );


--B1_D_busyp is rs422:inst|D_busyp
--operation mode is normal

B1_D_busyp_lut_out = A1L811;
B1_D_busyp = DFFEAS(B1_D_busyp_lut_out, D1_CLK_SERIAL, VCC, , A1L611, RXD, , , B1_\p1:flag[0]);


--D1_CLK200K is clk:inst12|CLK200K
--operation mode is normal

D1_CLK200K_lut_out = D1_count2[16] # D1_count2[17] # !D1L09;
D1_CLK200K = DFFEAS(D1_CLK200K_lut_out, !CLK40M, VCC, , , , , , );


--B1_D_valid1_1p is rs422:inst|D_valid1_1p
--operation mode is normal

B1_D_valid1_1p_lut_out = A1L911 & (B1L931 # B1L041) # !B1L324;
B1_D_valid1_1p = DFFEAS(B1_D_valid1_1p_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_D_error1_1p is rs422:inst|D_error1_1p
--operation mode is normal

B1_D_error1_1p_lut_out = B1L76;
B1_D_error1_1p = DFFEAS(B1_D_error1_1p_lut_out, !B1_D_enp, VCC, , , , , , );


--B1_count1_1[7] is rs422:inst|count1_1[7]
--operation mode is normal

B1_count1_1[7]_lut_out = B1L54;
B1_count1_1[7] = DFFEAS(B1_count1_1[7]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[6] is rs422:inst|count1_1[6]
--operation mode is normal

B1_count1_1[6]_lut_out = B1L74;
B1_count1_1[6] = DFFEAS(B1_count1_1[6]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[5] is rs422:inst|count1_1[5]
--operation mode is normal

B1_count1_1[5]_lut_out = B1L94;
B1_count1_1[5] = DFFEAS(B1_count1_1[5]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[4] is rs422:inst|count1_1[4]
--operation mode is normal

B1_count1_1[4]_lut_out = B1L05;
B1_count1_1[4] = DFFEAS(B1_count1_1[4]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[3] is rs422:inst|count1_1[3]
--operation mode is normal

B1_count1_1[3]_lut_out = B1L25;
B1_count1_1[3] = DFFEAS(B1_count1_1[3]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[2] is rs422:inst|count1_1[2]
--operation mode is normal

B1_count1_1[2]_lut_out = B1L45;
B1_count1_1[2] = DFFEAS(B1_count1_1[2]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[1] is rs422:inst|count1_1[1]
--operation mode is normal

B1_count1_1[1]_lut_out = B1L65;
B1_count1_1[1] = DFFEAS(B1_count1_1[1]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_1[0] is rs422:inst|count1_1[0]
--operation mode is normal

B1_count1_1[0]_lut_out = B1L75;
B1_count1_1[0] = DFFEAS(B1_count1_1[0]_lut_out, D1_CLK_SERIAL, VCC, , , , , , );


--B1_count1_2[3] is rs422:inst|count1_2[3]
--operation mode is normal

B1_count1_2[3]_lut_out = !B1_D_valid1_1p & (B1_count1_2[3] # B1_count1_2[0] & B1L241);
B1_count1_2[3] = DFFEAS(B1_count1_2[3]_lut_out, CLK40M, VCC, , A1L901, , , , );


--B1_count1_2[2] is rs422:inst|count1_2[2]
--operation mode is normal

B1_count1_2[2]_lut_out = A1L121 & (!B1_D_valid1_1p);
B1_count1_2[2] = DFFEAS(B1_count1_2[2]_lut_out, CLK40M, VCC, , A1L901, , , , );


--B1_count1_2[1] is rs422:inst|count1_2[1]
--operation mode is normal

B1_count1_2[1]_lut_out = !B1_D_valid1_1p & (B1L341 # B1_count1_2[1] $ B1_count1_2[0]);
B1_count1_2[1] = DFFEAS(B1_count1_2[1]_lut_out, CLK40M, VCC, , A1L901, , , , );


--B1_count1_2[0] is rs422:inst|count1_2[0]
--operation mode is normal

B1_count1_2[0]_lut_out = !B1_count1_2[0] & (B1L96);
B1_count1_2[0] = DFFEAS(B1_count1_2[0]_lut_out, CLK40M, VCC, , A1L901, , , , );


--B1_temp[7] is rs422:inst|temp[7]
--operation mode is normal

B1_temp[7]_lut_out = RXD;
B1_temp[7] = DFFEAS(B1_temp[7]_lut_out, D1_CLK_SERIAL, VCC, , B1L714, , , , );


--B1_temp[6] is rs422:inst|temp[6]
--operation mode is normal

B1_temp[6]_lut_out = RXD;
B1_temp[6] = DFFEAS(B1_temp[6]_lut_out, D1_CLK_SERIAL, VCC, , B1L414, , , , );


--B1_temp[5] is rs422:inst|temp[5]
--operation mode is normal

B1_temp[5]_lut_out = RXD;
B1_temp[5] = DFFEAS(B1_temp[5]_lut_out, D1_CLK_SERIAL, VCC, , B1L114, , , , );


--B1_temp[4] is rs422:inst|temp[4]
--operation mode is normal

B1_temp[4]_lut_out = RXD;
B1_temp[4] = DFFEAS(B1_temp[4]_lut_out, D1_CLK_SERIAL, VCC, , B1L804, , , , );


--B1_temp[3] is rs422:inst|temp[3]
--operation mode is normal

B1_temp[3]_lut_out = RXD;
B1_temp[3] = DFFEAS(B1_temp[3]_lut_out, D1_CLK_SERIAL, VCC, , B1L404, , , , );


--B1_temp[2] is rs422:inst|temp[2]
--operation mode is normal

B1_temp[2]_lut_out = RXD;
B1_temp[2] = DFFEAS(B1_temp[2]_lut_out, D1_CLK_SERIAL, VCC, , B1L204, , , , );


--B1_temp[1] is rs422:inst|temp[1]
--operation mode is normal

B1_temp[1]_lut_out = RXD;
B1_temp[1] = DFFEAS(B1_temp[1]_lut_out, D1_CLK_SERIAL, VCC, , B1L693, , , , );


--B1_temp[0] is rs422:inst|temp[0]
--operation mode is normal

B1_temp[0]_lut_out = RXD;
B1_temp[0] = DFFEAS(B1_temp[0]_lut_out, D1_CLK_SERIAL, VCC, , B1L493, , , , );


--B1_Dsum1[7] is rs422:inst|Dsum1[7]
--operation mode is normal

B1_Dsum1[7]_lut_out = B1L22 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[7] = DFFEAS(B1_Dsum1[7]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[6] is rs422:inst|Dsum1[6]
--operation mode is normal

B1_Dsum1[6]_lut_out = B1L32 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[6] = DFFEAS(B1_Dsum1[6]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[5] is rs422:inst|Dsum1[5]
--operation mode is normal

B1_Dsum1[5]_lut_out = B1L52 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[5] = DFFEAS(B1_Dsum1[5]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[4] is rs422:inst|Dsum1[4]
--operation mode is normal

B1_Dsum1[4]_lut_out = B1L72 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[4] = DFFEAS(B1_Dsum1[4]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[3] is rs422:inst|Dsum1[3]
--operation mode is normal

B1_Dsum1[3]_lut_out = B1L92 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[3] = DFFEAS(B1_Dsum1[3]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[2] is rs422:inst|Dsum1[2]
--operation mode is normal

B1_Dsum1[2]_lut_out = B1L13 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[2] = DFFEAS(B1_Dsum1[2]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[1] is rs422:inst|Dsum1[1]
--operation mode is normal

B1_Dsum1[1]_lut_out = B1L33 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[1] = DFFEAS(B1_Dsum1[1]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_Dsum1[0] is rs422:inst|Dsum1[0]
--operation mode is normal

B1_Dsum1[0]_lut_out = B1L5 & A1L221 & (A1L321 # !B1L812);
B1_Dsum1[0] = DFFEAS(B1_Dsum1[0]_lut_out, !B1_D_enp, VCC, , B1L76, , , , );


--B1_LENGTH1_1[3] is rs422:inst|LENGTH1_1[3]
--operation mode is normal

B1_LENGTH1_1[3]_lut_out = A1L011;
B1_LENGTH1_1[3] = DFFEAS(B1_LENGTH1_1[3]_lut_out, !B1_D_enp, VCC, , A1L111, , , , );


--B1_LENGTH1_1[2] is rs422:inst|LENGTH1_1[2]
--operation mode is normal

B1_LENGTH1_1[2]_lut_out = B1_STATE_1[1] & B1_WP[1] & !B1_Dout[2] & B1L722;
B1_LENGTH1_1[2] = DFFEAS(B1_LENGTH1_1[2]_lut_out, !B1_D_enp, VCC, , A1L111, , , , );


--B1_LENGTH1_1[1] is rs422:inst|LENGTH1_1[1]
--operation mode is normal

B1_LENGTH1_1[1]_lut_out = B1_STATE_1[1] & B1_WP[1] & B1_Dout[1] & B1L722;
B1_LENGTH1_1[1] = DFFEAS(B1_LENGTH1_1[1]_lut_out, !B1_D_enp, VCC, , A1L111, , , , );


--B1_LENGTH1_1[0] is rs422:inst|LENGTH1_1[0]
--operation mode is normal

B1_LENGTH1_1[0]_lut_out = B1L621 # A1L221 & (B1L141 # B1L721);
B1_LENGTH1_1[0] = DFFEAS(B1_LENGTH1_1[0]_lut_out, !B1_D_enp, VCC, , , , , , );


--B1_LENGTH1_2[3] is rs422:inst|LENGTH1_2[3]
--operation mode is normal

B1_LENGTH1_2[3]_lut_out = B1L322 & B1L822 & (A1L011 # B1L631);
B1_LENGTH1_2[3] = DFFEAS(B1_LENGTH1_2[3]_lut_out, !B1_D_enp, VCC, , , , , , );


--B1_LENGTH1_2[2] is rs422:inst|LENGTH1_2[2]
--operation mode is normal

B1_LENGTH1_2[2]_lut_out = B1L322 & B1L822 & B1L331;
B1_LENGTH1_2[2] = DFFEAS(B1_LENGTH1_2[2]_lut_out, !B1_D_enp, VCC, , , , , , );


--B1_LENGTH1_2[1] is rs422:inst|LENGTH1_2[1]
--operation mode is normal

B1_LENGTH1_2[1]_lut_out = B1L322 & B1L822 & B1L431;
B1_LENGTH1_2[1] = DFFEAS(B1_LENGTH1_2[1]_lut_out, !B1_D_enp, VCC, , , , , , );


--B1_LENGTH1_2[0] is rs422:inst|LENGTH1_2[0]
--operation mode is normal

B1_LENGTH1_2[0]_lut_out = B1L322 & B1L822 & B1L531;
B1_LENGTH1_2[0] = DFFEAS(B1_LENGTH1_2[0]_lut_out, !B1_D_enp, VCC, , , , , , );


--B1_RAM1[2][7] is rs422:inst|RAM1[2][7]
--operation mode is normal

B1_RAM1[2][7]_lut_out = B1_Dout[7];
B1_RAM1[2][7] = DFFEAS(B1_RAM1[2][7]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][6] is rs422:inst|RAM1[2][6]
--operation mode is normal

B1_RAM1[2][6]_lut_out = B1_Dout[6];
B1_RAM1[2][6] = DFFEAS(B1_RAM1[2][6]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][5] is rs422:inst|RAM1[2][5]
--operation mode is normal

B1_RAM1[2][5]_lut_out = B1_Dout[5];
B1_RAM1[2][5] = DFFEAS(B1_RAM1[2][5]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][4] is rs422:inst|RAM1[2][4]
--operation mode is normal

B1_RAM1[2][4]_lut_out = B1_Dout[4];
B1_RAM1[2][4] = DFFEAS(B1_RAM1[2][4]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][3] is rs422:inst|RAM1[2][3]
--operation mode is normal

B1_RAM1[2][3]_lut_out = B1_Dout[3];
B1_RAM1[2][3] = DFFEAS(B1_RAM1[2][3]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][2] is rs422:inst|RAM1[2][2]
--operation mode is normal

B1_RAM1[2][2]_lut_out = B1_Dout[2];
B1_RAM1[2][2] = DFFEAS(B1_RAM1[2][2]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][1] is rs422:inst|RAM1[2][1]
--operation mode is normal

B1_RAM1[2][1]_lut_out = B1_Dout[1];
B1_RAM1[2][1] = DFFEAS(B1_RAM1[2][1]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[2][0] is rs422:inst|RAM1[2][0]
--operation mode is normal

B1_RAM1[2][0]_lut_out = B1_Dout[0];
B1_RAM1[2][0] = DFFEAS(B1_RAM1[2][0]_lut_out, !B1_D_enp, VCC, , B1L062, , , , );


--B1_RAM1[3][7] is rs422:inst|RAM1[3][7]
--operation mode is normal

B1_RAM1[3][7]_lut_out = B1_Dout[7];
B1_RAM1[3][7] = DFFEAS(B1_RAM1[3][7]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][6] is rs422:inst|RAM1[3][6]
--operation mode is normal

B1_RAM1[3][6]_lut_out = B1_Dout[6];
B1_RAM1[3][6] = DFFEAS(B1_RAM1[3][6]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][5] is rs422:inst|RAM1[3][5]
--operation mode is normal

B1_RAM1[3][5]_lut_out = B1_Dout[5];
B1_RAM1[3][5] = DFFEAS(B1_RAM1[3][5]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][4] is rs422:inst|RAM1[3][4]
--operation mode is normal

B1_RAM1[3][4]_lut_out = B1_Dout[4];
B1_RAM1[3][4] = DFFEAS(B1_RAM1[3][4]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][3] is rs422:inst|RAM1[3][3]
--operation mode is normal

B1_RAM1[3][3]_lut_out = B1_Dout[3];
B1_RAM1[3][3] = DFFEAS(B1_RAM1[3][3]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][2] is rs422:inst|RAM1[3][2]
--operation mode is normal

B1_RAM1[3][2]_lut_out = B1_Dout[2];
B1_RAM1[3][2] = DFFEAS(B1_RAM1[3][2]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][1] is rs422:inst|RAM1[3][1]
--operation mode is normal

B1_RAM1[3][1]_lut_out = B1_Dout[1];
B1_RAM1[3][1] = DFFEAS(B1_RAM1[3][1]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--B1_RAM1[3][0] is rs422:inst|RAM1[3][0]
--operation mode is normal

B1_RAM1[3][0]_lut_out = B1_Dout[0];
B1_RAM1[3][0] = DFFEAS(B1_RAM1[3][0]_lut_out, !B1_D_enp, VCC, , B1L072, , , , );


--D1_count3[5] is clk:inst12|count3[5]
--operation mode is normal

D1_count3[5]_carry_eqn = D1L58;
D1_count3[5]_lut_out = D1_count3[5] $ (D1_count3[5]_carry_eqn);
D1_count3[5] = DFFEAS(D1_count3[5]_lut_out, !D1_clk_19_2k, VCC, , A1L211, ~GND, , !D1_CLK200K, D1L19);


--D1_count3[4] is clk:inst12|count3[4]
--operation mode is arithmetic

D1_count3[4]_carry_eqn = D1L38;
D1_count3[4]_lut_out = D1_count3[4] $ (!D1_count3[4]_carry_eqn);
D1_count3[4] = DFFEAS(D1_count3[4]_lut_out, !D1_clk_19_2k, VCC, , A1L211, ~GND, , !D1_CLK200K, D1L19);

--D1L58 is clk:inst12|count3[4]~99
--operation mode is arithmetic

D1L58 = CARRY(D1_count3[4] & (!D1L38));


--D1_count3[3] is clk:inst12|count3[3]
--operation mode is arithmetic

D1_count3[3]_carry_eqn = D1L18;
D1_count3[3]_lut_out = D1_count3[3] $ (D1_count3[3]_carry_eqn);
D1_count3[3] = DFFEAS(D1_count3[3]_lut_out, !D1_clk_19_2k, VCC, , A1L211, ~GND, , !D1_CLK200K, D1L19);

--D1L38 is clk:inst12|count3[3]~103
--operation mode is arithmetic

D1L38 = CARRY(!D1L18 # !D1_count3[3]);


--D1_count3[2] is clk:inst12|count3[2]
--operation mode is arithmetic

D1_count3[2]_carry_eqn = D1L97;
D1_count3[2]_lut_out = D1_count3[2] $ (!D1_count3[2]_carry_eqn);
D1_count3[2] = DFFEAS(D1_count3[2]_lut_out, !D1_clk_19_2k, VCC, , A1L211, ~GND, , !D1_CLK200K, D1L19);

--D1L18 is clk:inst12|count3[2]~107
--operation mode is arithmetic

D1L18 = CARRY(D1_count3[2] & (!D1L97));


--D1_count3[1] is clk:inst12|count3[1]
--operation mode is arithmetic

D1_count3[1]_carry_eqn = D1L77;
D1_count3[1]_lut_out = D1_count3[1] $ (D1_count3[1]_carry_eqn);
D1_count3[1] = DFFEAS(D1_count3[1]_lut_out, !D1_clk_19_2k, VCC, , A1L211, ~GND, , !D1_CLK200K, D1L19);

--D1L97 is clk:inst12|count3[1]~111