test.fit.rpt

FPGA串口界面调试程序,用VHDL语言实现

Fitter report for test
Wed Aug 09 16:10:19 2006
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. PLL Summary
 13. PLL Usage
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Interconnect Usage Summary
 23. LAB Logic Elements
 24. LAB-wide Signals
 25. LAB Signals Sourced
 26. LAB Signals Sourced Out
 27. LAB Distinct Inputs
 28. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+---------------------------------------------------------------------+
; Fitter Summary                                                      ;
+--------------------------+------------------------------------------+
; Fitter Status            ; Successful - Wed Aug 09 16:10:19 2006    ;
; Quartus II Version       ; 5.0 Build 148 04/26/2005 SJ Full Version ;
; Revision Name            ; test                                     ;
; Top-level Entity Name    ; test                                     ;
; Family                   ; Stratix                                  ;
; Device                   ; EP1S20F672I7                             ;
; Timing Models            ; Final                                    ;
; Total logic elements     ; 381 / 18,460 ( 2 % )                     ;
; Total pins               ; 105 / 427 ( 24 % )                       ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 768 / 1,669,248 ( < 1 % )                ;
; DSP block 9-bit elements ; 0 / 80 ( 0 % )                           ;
; Total PLLs               ; 1 / 6 ( 16 % )                           ;
; Total DLLs               ; 0 / 2 ( 0 % )                            ;
+--------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                      ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Option                                             ; Setting                        ; Default Value                  ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Device                                             ; EP1S20F672I7                   ;                                ;
; Auto Packed Registers -- Stratix/Stratix GX        ; Normal                         ; Auto                           ;
; Fitter Effort                                      ; Standard Fit                   ; Auto Fit                       ;
; Use smart compilation                              ; Off                            ; Off                            ;
; Placement Effort Multiplier                        ; 1.0                            ; 1.0                            ;