myfx2.tan.qmsg

FPGA与USB通信的测试代码

{ "Info" "ITDB_TH_RESULT" "LDT nRESET MMCLK 2.022 ns register " "Info: th for register \"LDT\" (data pin = \"nRESET\", clock pin = \"MMCLK\") is 2.022 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MMCLK destination 5.457 ns + Longest register " "Info: + Longest clock path from clock \"MMCLK\" to destination register is 5.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MMCLK 1 CLK PIN_153 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 25; CLK Node = 'MMCLK'" {  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "" { MMCLK } "NODE_NAME" } "" } } { "MYFX2.v" "" { Text "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/MYFX2.v" 31 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.935 ns) 4.168 ns Mega_cnt\[23\] 2 REG LC_X31_Y14_N6 2 " "Info: 2: + IC(1.764 ns) + CELL(0.935 ns) = 4.168 ns; Loc. = LC_X31_Y14_N6; Fanout = 2; REG Node = 'Mega_cnt\[23\]'" {  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "2.699 ns" { MMCLK Mega_cnt[23] } "NODE_NAME" } "" } } { "MYFX2.v" "" { Text "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/MYFX2.v" 37 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.711 ns) 5.457 ns LDT 3 REG LC_X31_Y14_N9 2 " "Info: 3: + IC(0.578 ns) + CELL(0.711 ns) = 5.457 ns; Loc. = LC_X31_Y14_N9; Fanout = 2; REG Node = 'LDT'" {  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "1.289 ns" { Mega_cnt[23] LDT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 57.08 % " "Info: Total cell delay = 3.115 ns ( 57.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.342 ns 42.92 % " "Info: Total interconnect delay = 2.342 ns ( 42.92 % )" {  } {  } 0}  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "5.457 ns" { MMCLK Mega_cnt[23] LDT } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "5.457 ns" { MMCLK MMCLK~out0 Mega_cnt[23] LDT } { 0.000ns 0.000ns 1.764ns 0.578ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } {  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.450 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nRESET 1 PIN PIN_131 25 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_131; Fanout = 25; PIN Node = 'nRESET'" {  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "" { nRESET } "NODE_NAME" } "" } } { "MYFX2.v" "" { Text "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/MYFX2.v" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.867 ns) 3.450 ns LDT 2 REG LC_X31_Y14_N9 2 " "Info: 2: + IC(1.114 ns) + CELL(0.867 ns) = 3.450 ns; Loc. = LC_X31_Y14_N9; Fanout = 2; REG Node = 'LDT'" {  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "1.981 ns" { nRESET LDT } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns 67.71 % " "Info: Total cell delay = 2.336 ns ( 67.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.114 ns 32.29 % " "Info: Total interconnect delay = 1.114 ns ( 32.29 % )" {  } {  } 0}  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "3.450 ns" { nRESET LDT } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "3.450 ns" { nRESET nRESET~out0 LDT } { 0.000ns 0.000ns 1.114ns } { 0.000ns 1.469ns 0.867ns } } }  } 0}  } { { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "5.457 ns" { MMCLK Mega_cnt[23] LDT } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "5.457 ns" { MMCLK MMCLK~out0 Mega_cnt[23] LDT } { 0.000ns 0.000ns 1.764ns 0.578ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" "" { Report "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2_cmp.qrpt" Compiler "MYFX2" "UNKNOWN" "V1" "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/db/MYFX2.quartus_db" { Floorplan "G:/YCL-USB2.0-FPGA开发板/测试程序源代码（包括VC工程文件及Firmware）/USB2.0+FPGA_EXAMPLES/KEY_LED/" "" "3.450 ns" { nRESET LDT } "NODE_NAME" } "" } } { "d:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/quartus50/bin/Technology_Viewer.qrui" "3.450 ns" { nRESET nRESET~out0 LDT } { 0.000ns 0.000ns 1.114ns } { 0.000ns 1.469ns 0.867ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 08:53:22 2006 " "Info: Processing ended: Fri Nov 03 08:53:22 2006" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}