⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 myfx2.tan.rpt

📁 FPGA与USB通信的测试代码
💻 RPT
📖 第 1 页 / 共 2 页
字号:
; N/A   ; None              ; 13.601 ns       ; RAMBD[4]  ; RAMBD[4]  ;
; N/A   ; None              ; 13.539 ns       ; CTL[4]    ; GPD[7]    ;
; N/A   ; None              ; 13.524 ns       ; RAMBD[10] ; GPD[10]   ;
; N/A   ; None              ; 13.522 ns       ; RAMBD[3]  ; RAMBD[3]  ;
; N/A   ; None              ; 13.522 ns       ; CTL[4]    ; RAMBD[2]  ;
; N/A   ; None              ; 13.370 ns       ; CTL[4]    ; RAMBD[3]  ;
; N/A   ; None              ; 13.365 ns       ; CTL[4]    ; GPD[4]    ;
; N/A   ; None              ; 13.359 ns       ; CTL[5]    ; GPD[2]    ;
; N/A   ; None              ; 13.358 ns       ; CTL[4]    ; RAMBD[8]  ;
; N/A   ; None              ; 13.351 ns       ; CTL[5]    ; GPD[1]    ;
; N/A   ; None              ; 13.334 ns       ; CTL[4]    ; RAMBD[10] ;
; N/A   ; None              ; 13.328 ns       ; RAMBD[2]  ; RAMBD[2]  ;
; N/A   ; None              ; 13.318 ns       ; CTL[4]    ; RAMBD[11] ;
; N/A   ; None              ; 13.207 ns       ; RAMBD[5]  ; RAMBD[5]  ;
; N/A   ; None              ; 13.188 ns       ; CTL[5]    ; GPD[3]    ;
; N/A   ; None              ; 13.116 ns       ; RAMBD[8]  ; GPD[8]    ;
; N/A   ; None              ; 13.059 ns       ; RAMBD[6]  ; RAMBD[6]  ;
; N/A   ; None              ; 13.029 ns       ; CTL[5]    ; GPD[0]    ;
; N/A   ; None              ; 12.962 ns       ; GPD[0]    ; RAMBD[0]  ;
; N/A   ; None              ; 12.881 ns       ; GPD[10]   ; RAMBD[10] ;
; N/A   ; None              ; 12.874 ns       ; GPD[4]    ; RAMBD[4]  ;
; N/A   ; None              ; 12.873 ns       ; GPD[1]    ; RAMBD[1]  ;
; N/A   ; None              ; 12.811 ns       ; GPD[3]    ; RAMBD[3]  ;
; N/A   ; None              ; 12.802 ns       ; RAMBD[7]  ; RAMBD[7]  ;
; N/A   ; None              ; 12.723 ns       ; GPD[11]   ; RAMBD[11] ;
; N/A   ; None              ; 12.719 ns       ; RAMBD[9]  ; RAMBD[9]  ;
; N/A   ; None              ; 12.655 ns       ; RAMBD[11] ; GPD[11]   ;
; N/A   ; None              ; 12.616 ns       ; RAMBD[0]  ; GPD[0]    ;
; N/A   ; None              ; 12.600 ns       ; GPD[2]    ; RAMBD[2]  ;
; N/A   ; None              ; 12.557 ns       ; RAMBD[6]  ; GPD[6]    ;
; N/A   ; None              ; 12.534 ns       ; RAMBD[1]  ; GPD[1]    ;
; N/A   ; None              ; 12.519 ns       ; RAMBD[4]  ; GPD[4]    ;
; N/A   ; None              ; 12.444 ns       ; CTL[4]    ; GPD[2]    ;
; N/A   ; None              ; 12.436 ns       ; CTL[4]    ; GPD[1]    ;
; N/A   ; None              ; 12.418 ns       ; RAMBD[3]  ; GPD[3]    ;
; N/A   ; None              ; 12.406 ns       ; RAMBD[5]  ; GPD[5]    ;
; N/A   ; None              ; 12.317 ns       ; GPD[5]    ; RAMBD[5]  ;
; N/A   ; None              ; 12.266 ns       ; CTL[4]    ; GPD[3]    ;
; N/A   ; None              ; 12.252 ns       ; GPD[6]    ; RAMBD[6]  ;
; N/A   ; None              ; 12.250 ns       ; GPD[7]    ; RAMBD[7]  ;
; N/A   ; None              ; 12.250 ns       ; RAMBD[2]  ; GPD[2]    ;
; N/A   ; None              ; 12.219 ns       ; GPD[8]    ; RAMBD[8]  ;
; N/A   ; None              ; 12.192 ns       ; RAMBD[7]  ; GPD[7]    ;
; N/A   ; None              ; 12.102 ns       ; CTL[4]    ; GPD[0]    ;
; N/A   ; None              ; 11.792 ns       ; GPD[4]    ; GPD[4]    ;
; N/A   ; None              ; 11.750 ns       ; GPD[6]    ; GPD[6]    ;
; N/A   ; None              ; 11.741 ns       ; RAMBD[10] ; RAMBD[10] ;
; N/A   ; None              ; 11.707 ns       ; GPD[3]    ; GPD[3]    ;
; N/A   ; None              ; 11.669 ns       ; GPA[8]    ; RAMBA[8]  ;
; N/A   ; None              ; 11.640 ns       ; GPD[7]    ; GPD[7]    ;
; N/A   ; None              ; 11.610 ns       ; CTL[4]    ; RAMBOE    ;
; N/A   ; None              ; 11.578 ns       ; CTL[5]    ; RAMBWE    ;
; N/A   ; None              ; 11.522 ns       ; GPD[2]    ; GPD[2]    ;
; N/A   ; None              ; 11.516 ns       ; GPD[5]    ; GPD[5]    ;
; N/A   ; None              ; 11.457 ns       ; GPD[1]    ; GPD[1]    ;
; N/A   ; None              ; 11.233 ns       ; GPA[2]    ; RAMBA[2]  ;
; N/A   ; None              ; 11.231 ns       ; GPA[4]    ; RAMBA[4]  ;
; N/A   ; None              ; 11.222 ns       ; GPA[1]    ; RAMBA[1]  ;
; N/A   ; None              ; 11.221 ns       ; RAMBD[8]  ; RAMBD[8]  ;
; N/A   ; None              ; 11.216 ns       ; GPD[0]    ; GPD[0]    ;
; N/A   ; None              ; 11.195 ns       ; GPA[0]    ; RAMBA[0]  ;
; N/A   ; None              ; 11.042 ns       ; RAMBD[11] ; RAMBD[11] ;
; N/A   ; None              ; 10.911 ns       ; GPA[3]    ; RAMBA[3]  ;
; N/A   ; None              ; 10.755 ns       ; CTL[3]    ; RAMBCE    ;
; N/A   ; None              ; 10.583 ns       ; PA[0]     ; RAMBA[9]  ;
; N/A   ; None              ; 10.561 ns       ; GPA[6]    ; RAMBA[6]  ;
; N/A   ; None              ; 10.543 ns       ; GPA[5]    ; RAMBA[5]  ;
; N/A   ; None              ; 10.465 ns       ; GPA[7]    ; RAMBA[7]  ;
; N/A   ; None              ; 10.246 ns       ; PA[5]     ; RAMBA[14] ;
; N/A   ; None              ; 10.222 ns       ; PA[4]     ; RAMBA[13] ;
; N/A   ; None              ; 9.920 ns        ; PA[1]     ; RAMBA[10] ;
; N/A   ; None              ; 9.880 ns        ; PA[3]     ; RAMBA[12] ;
; N/A   ; None              ; 9.861 ns        ; PA[2]     ; RAMBA[11] ;
; N/A   ; None              ; 5.957 ns        ; MMCLK     ; USBCLK    ;
+-------+-------------------+-----------------+-----------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Wed Sep 20 21:28:50 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MYFX2 -c MYFX2 --timing_analysis_only
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "DREG[0]" is a latch
    Warning: Node "DREG[1]" is a latch
    Warning: Node "DREG[2]" is a latch
    Warning: Node "DREG[3]" is a latch
    Warning: Node "DREG[4]" is a latch
    Warning: Node "DREG[5]" is a latch
    Warning: Node "DREG[6]" is a latch
    Warning: Node "DREG[7]" is a latch
    Warning: Node "DREG[8]" is a latch
    Warning: Node "DREG[9]" is a latch
    Warning: Node "DREG[10]" is a latch
    Warning: Node "DREG[11]" is a latch
    Warning: Node "DREG[12]" is a latch
    Warning: Node "DREG[13]" is a latch
    Warning: Node "DREG[14]" is a latch
    Warning: Node "DREG[15]" is a latch
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[15]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[14]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[13]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[12]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[11]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[10]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[9]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[8]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[7]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[6]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[5]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[4]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[3]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[2]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[1]"
Info: Found combinational loop of 1 nodes
    Info: Node "DREG[0]"
Info: Longest tpd from source pin "CTL[5]" to destination pin "GPD[12]" is 16.395 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_20; Fanout = 34; PIN Node = 'CTL[5]'
    Info: 2: + IC(7.010 ns) + CELL(0.292 ns) = 8.771 ns; Loc. = LC_X6_Y1_N0; Fanout = 32; COMB Node = 'DREG~72'
    Info: 3: + IC(0.000 ns) + CELL(1.738 ns) = 10.509 ns; Loc. = LC_X7_Y2_N4; Fanout = 3; COMB LOOP Node = 'DREG[12]'
        Info: Loc. = LC_X7_Y2_N4; Node "DREG[12]"
    Info: 4: + IC(3.762 ns) + CELL(2.124 ns) = 16.395 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'GPD[12]'
    Info: Total cell delay = 5.623 ns ( 34.30 % )
    Info: Total interconnect delay = 10.772 ns ( 65.70 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Processing ended: Wed Sep 20 21:28:50 2006
    Info: Elapsed time: 00:00:01


⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -