jianpan.sum

基于uPSD3334单片机pwm波形产生程序

***********************************************************************
                         PSDsoft Express Version 8.50
                         Summary of Design Assistant
***********************************************************************
PROJECT    : jianpan                       DATE : 09/12/2005
DEVICE     : uPSD3354D                     TIME : 06:23:54
MCU/DSP    : uPSD33XX    
***********************************************************************

Initial setting for Program and Data Space:
===========================================

  Main PSD flash memory will reside in this space at power-up:      Data Space Only
  Secondary PSD flash memory will reside in this space at power-up: Program Space Only

Pin Definitions:
================

Pin          Signal                    Pin
Name         Name                      Type
------------ ------------------------- ------------
pa7          pa7                       GP I/O mode 
pa6          pa6                       GP I/O mode 
pa5          pa5                       GP I/O mode 
pa4          pa4                       GP I/O mode 
pa3          pa3                       GP I/O mode 
pa2          pa2                       GP I/O mode 
pa1          pa1                       GP I/O mode 
pa0          pa0                       GP I/O mode 
tdo          tdo                       Dedicated JTAG - TDO
tdi          tdi                       Dedicated JTAG - TDI
tck          tck                       Dedicated JTAG - TCK
tms          tms                       Dedicated JTAG - TMS
ale          ale                       ALE output  
_psen        _psen                     Bus control output
_rd          _rd                       Bus control output
_wr          _wr                       Bus control output
p4.7         p4_7                      GP I/O mode 
p4.6         p4_6                      GP I/O mode 
p4.5         p4_5                      GP I/O mode 
p4.4         p4_4                      GP I/O mode 
p4.3         p4_3                      GP I/O mode 
p4.2         p4_2                      GP I/O mode 
p4.1         p4_1                      GP I/O mode 
p4.0         p4_0                      GP I/O mode 
p3.7         p3_7                      GP I/O mode 
p3.6         p3_6                      GP I/O mode 
p3.5         p3_5                      GP I/O mode 
p3.4         p3_4                      GP I/O mode 
p3.3         p3_3                      GP I/O mode 
p3.2         p3_2                      GP I/O mode 
p3.1         p3_1                      GP I/O mode 
p3.0         p3_0                      GP I/O mode 
p1.7         p1_7                      GP I/O mode 
p1.6         p1_6                      GP I/O mode 
p1.5         p1_5                      GP I/O mode 
p1.4         p1_4                      GP I/O mode 
p1.3         ADC_Ch3                   ADC channel3 input
p1.2         ADC_Ch2                   ADC channel2 input
p1.1         ADC_Ch1                   ADC channel1 input
p1.0         ADC_Ch0                   ADC channel0 input
a11          a11                       Address line
a10          a10                       Address line
a9           a9                        Address line
a8           a8                        Address line
ad7          a7                        Data/Address line
ad6          a6                        Data/Address line
ad5          a5                        Data/Address line
ad4          a4                        Data/Address line
ad3          a3                        Data/Address line
ad2          a2                        Data/Address line
ad1          a1                        Data/Address line
ad0          a0                        Data/Address line
debug        JTAG_debug_pin            JTAG debug pin
Xtal1        Xtal1                     Xtal1       
Xtal2        Xtal2                     Xtal2       
_Reset_In    _Reset_In                 Reset In    
Vref         VREF                      VREF input  

User defined nodes:
===================

None defined

Page Register settings:
=======================

pgr0 is not used
pgr1 is not used
pgr2 is not used
pgr3 is not used
pgr4 is not used
pgr5 is not used
pgr6 is not used
pgr7 is not used

Equations:
==========

rs0 = ((address >= ^h3000) & (address <= ^h4FFF));
csiop = ((address >= ^h0200) & (address <= ^h02FF));
fs0 = ((address >= ^h8000) & (address <= ^hFFFF));
csboot0 = ((address >= ^h0000) & (address <= ^h1FFF));