bit_align_machine_map.map

FPGA之间的LVDS传输

Release 10.1.02 Map K.37 (nt)
Xilinx Map Application Log File for Design 'BIT_ALIGN_MACHINE'

Design Information
------------------
Command Line   : map -ise E:/ISEworks/LVDS/xapp860/xapp860.ise -intstyle ise -p
xc5vsx50t-ff1136-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off
-power off -o BIT_ALIGN_MACHINE_map.ncd BIT_ALIGN_MACHINE.ngd
BIT_ALIGN_MACHINE.pcf 
Target Device  : xc5vsx50t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Tue Aug 19 20:15:18 2008

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:4dc1) REAL time: 11 secs 

Phase 2.7
Phase 2.7 (Checksum:4dc1) REAL time: 12 secs 

Phase 3.31
Phase 3.31 (Checksum:4dc1) REAL time: 12 secs 

Phase 4.33
Phase 4.33 (Checksum:4dc1) REAL time: 12 secs 

Phase 5.32
Phase 5.32 (Checksum:4dc1) REAL time: 12 secs 

Phase 6.2
.........
.
Phase 6.2 (Checksum:20a02) REAL time: 13 secs 

Phase 7.30
Phase 7.30 (Checksum:20a02) REAL time: 13 secs 

Phase 8.3
...
Phase 8.3 (Checksum:d524b) REAL time: 13 secs 

Phase 9.5
Phase 9.5 (Checksum:d524b) REAL time: 13 secs 

Phase 10.8
.....................
Phase 10.8 (Checksum:a65d02) REAL time: 13 secs 

Phase 11.29
Phase 11.29 (Checksum:a65d02) REAL time: 13 secs 

Phase 12.5
Phase 12.5 (Checksum:a65d02) REAL time: 14 secs 

Phase 13.18
Phase 13.18 (Checksum:a476e3) REAL time: 36 secs 

Phase 14.5
Phase 14.5 (Checksum:a476e3) REAL time: 36 secs 

Phase 15.34
Phase 15.34 (Checksum:a476e3) REAL time: 36 secs 

REAL time consumed by placer: 36 secs 
CPU  time consumed by placer: 33 secs 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                    33 out of  32,640    1%
    Number used as Flip Flops:                  33
  Number of Slice LUTs:                         76 out of  32,640    1%
    Number used as logic:                       76 out of  32,640    1%
      Number using O6 output only:              76

Slice Logic Distribution:
  Number of occupied Slices:                    22 out of   8,160    1%
  Number of LUT Flip Flop pairs used:           76
    Number with an unused Flip Flop:            43 out of      76   56%
    Number with an unused LUT:                   0 out of      76    0%
    Number of fully used LUT-FF pairs:          33 out of      76   43%
    Number of unique control sets:               3
    Number of slice register sites lost
      to control set restrictions:               3 out of  32,640    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        14 out of     480    2%

Specific Feature Utilization:
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1

Peak Memory Usage:  363 MB
Total REAL time to MAP completion:  54 secs 
Total CPU time to MAP completion:   47 secs 

Mapping completed.
See MAP report file "BIT_ALIGN_MACHINE_map.mrp" for details.