lvds_bist_top.drc

FPGA之间的LVDS传输

INFO:PhysDesignRules:1437 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM_ADV comp u_DCM/DCM_ADV_INST,
   consult the device Data Sheet.
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_Cntl with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_00 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_01 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_10 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_02 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_11 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_03 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_12 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_04 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_13 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_05 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_14 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_06 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_15 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_07 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_08 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1362 - Unexpected programming for comp
   u_lvds/uut_tx/OSERDES_TX_DATA_09 with TRISTATE_WIDTH. DATA_RATE_TQ set DDR
   expects TRISTATE_WIDTH to be set 4. 
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_00>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_01>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_10>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_02>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_11>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_03>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_12>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_04>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_13>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_05>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_14>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_06>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_15>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_07>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_08>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_DATA_09>:<IODELAY_IODELAY>.  When DELAY_SRC
   is not DATAIN programming the DATAIN input pin is not used and will be
   ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/IODELAY_RX_CNTL>:<IODELAY_IODELAY>.  When DELAY_SRC is
   not DATAIN programming the DATAIN input pin is not used and will be ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_00>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_01>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_10>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_02>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_11>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_03>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_12>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_04>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_13>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_05>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_14>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_06>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_15>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_07>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_08>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_DATA_09>:<ISERDES_ISERDES>.  Useless CE2
   input pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1325 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_RX_CNTL>:<ISERDES_ISERDES>.  Useless CE2 input
   pin. With NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<u_lvds/uut_rx/ISERDES_CLOCK_RX>:<IODELAY_IODELAY>.  When DELAY_SRC is
   not DATAIN programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 52 warnings.  Please see the previously displayed
individual error or warning messages for more details.