📄 regkeys
字号:
prop_452_val""sprop_453_namePROP_TopDesignUnitsprop_453_val""sprop_454_namePROP_TopDesignUnitsprop_454_val""sprop_455_namePROP_TopDesignUnitsprop_455_val""sprop_456_namePROP_TopDesignUnitsprop_456_val""sprop_457_namePROP_TopDesignUnitsprop_457_val""sprop_458_namePROP_TopDesignUnitsprop_458_val""sprop_459_namePROP_TopDesignUnitsprop_459_val""sprop_45_namePROP_SimModelInsertBuffersPulseSwallowsprop_45_val"false"sprop_460_namePROP_TopDesignUnitsprop_460_val""sprop_461_namePROP_TopDesignUnitsprop_461_val""sprop_462_namePROP_TopDesignUnitsprop_462_val""sprop_463_namePROP_TopDesignUnitsprop_463_val""sprop_464_namePROP_TopDesignUnitsprop_464_val""sprop_465_namePROP_TopDesignUnitsprop_465_val""sprop_466_namePROP_TopDesignUnitsprop_466_val""sprop_467_namePROP_TopDesignUnitsprop_467_val""sprop_468_namePROP_TopDesignUnitsprop_468_val""sprop_469_namePROP_TopDesignUnitsprop_469_val""sprop_46_namePROP_SimModelOtherNetgenOptssprop_46_val""sprop_470_namePROP_TopDesignUnitsprop_470_val""sprop_471_namePROP_TopDesignUnitsprop_471_val""sprop_472_namePROP_TopDesignUnitsprop_472_val""sprop_473_namePROP_TopDesignUnitsprop_473_val""sprop_474_namePROP_TopDesignUnitsprop_474_val""sprop_475_namePROP_TopDesignUnitsprop_475_val""sprop_476_namePROP_xstVeriIncludeDirsprop_476_val""sprop_477_namePROP_xstVeriIncludeDirsprop_477_val""sprop_478_namePROP_SimCustom_postMapsprop_478_val""sprop_479_namePROP_DevFamilysprop_479_val"Virtex5"sprop_47_namePROP_SimModelRetainHierarchysprop_47_val"true"sprop_480_namePROP_Simulatorsprop_480_val"Modelsim-SE Mixed"sprop_481_namePROP_SmartGuideFileNamesprop_481_val"lvds_bist_top_guide.ncd"sprop_482_namePROP_vsim_otherCmdLineOptionssprop_482_val""sprop_483_namePROP_vlog_otherCmdLineOptionssprop_483_val""sprop_484_namePROP_vcom_otherCmdLineOptionssprop_484_val""sprop_485_namePROP_ModelSimSignalWinsprop_485_val"true"sprop_486_namePROP_ModelSimWaveWinsprop_486_val"true"sprop_487_namePROP_ModelSimStructWinsprop_487_val"true"sprop_488_namePROP_ModelSimSourceWinsprop_488_val"false"sprop_489_namePROP_ModelSimListWinsprop_489_val"false"sprop_48_namePROP_CorgenRegenCoresprop_48_val"Under Current Project Setting"sprop_490_namePROP_ModelSimVarsWinsprop_490_val"false"sprop_491_namePROP_ModelSimProcWinsprop_491_val"false"sprop_492_namePROP_ModelSimDataWinsprop_492_val"false"sprop_493_namePROP_ModelSimSimRessprop_493_val"Default (1 ps)"sprop_494_namePROP_SimSyntaxsprop_494_val"93"sprop_495_namePROP_SimUseExpDeclOnlysprop_495_val"true"sprop_496_namePROP_ModelSimSimRunTime_tbsprop_496_val"1000ns"sprop_497_namePROP_ModelSimUutInstName_postMapsprop_497_val"UUT"sprop_498_namePROP_ModelSimUutInstName_postParsprop_498_val"UUT"sprop_499_namePROP_ModelSimUutInstName_postFitsprop_499_val"UUT"sprop_49_namePROP_SynthOptsprop_49_val"Speed"sprop_4_namePROP_HierarchicalProjectTypesprop_4_val"N/A"sprop_500_namePROP_SimGenVcdFilesprop_500_val"false"sprop_501_namePROP_SimCustom_launchMSimsprop_501_val""sprop_502_namePROP_SimCustom_behavsprop_502_val""sprop_503_namePROP_SimUserCompileList_behavsprop_503_val""sprop_504_namePROP_SimCustom_postXlatesprop_504_val""sprop_505_namePROP_SimCustom_postParsprop_505_val""sprop_506_namePROP_ModelSimSimRunTime_tbwsprop_506_val"1000ns"sprop_507_namePROP_ModelSimConfigNamesprop_507_val"Default"sprop_508_namePROP_SimModelRenTopLevInstTosprop_508_val"UUT"sprop_509_namePROP_SynthConstraintsFilesprop_509_val""sprop_50_namePROP_SynthOptEffortsprop_50_val"Normal"sprop_510_namePROP_ISimCustomSimCmdFileName_par_tbsprop_510_val""sprop_511_namePROP_ISimCustomSimCmdFileName_par_tbwsprop_511_val""sprop_512_namePROP_ISimCustomSimCmdFileName_behav_tbsprop_512_val""sprop_513_namePROP_ISimCustomSimCmdFileName_behav_tbwsprop_513_val""sprop_514_namePROP_ISimCustomSimCmdFileName_gen_tbwsprop_514_val""sprop_515_namePROP_ISimCustomSimCmdFileName_launchsprop_515_val""sprop_516_namePROP_ISimSimulationRun_par_tbsprop_516_val"true"sprop_517_namePROP_ISimSimulationRun_par_tbwsprop_517_val"true"sprop_518_namePROP_ISimSimulationRun_behav_tbsprop_518_val"true"sprop_519_namePROP_ISimSimulationRun_behav_tbwsprop_519_val"true"sprop_51_namePROP_xstUseSynthConstFilesprop_51_val"true"sprop_520_namePROP_ISimGenVCDFile_par_tbsprop_520_val"false"sprop_521_namePROP_ISimGenVCDFile_par_tbwsprop_521_val"false"sprop_522_namePROP_ISimCustomCompilationOrderFilesprop_522_val""sprop_523_namePROP_impactBaudsprop_523_val"None"sprop_524_namePROP_impactConfigModesprop_524_val"None"sprop_525_namePROP_impactPortsprop_525_val"Auto - default"sprop_526_namePROP_XPowerOptAdvancedVerboseRptsprop_526_val"false"sprop_527_namePROP_XPowerOptMaxNumberLinessprop_527_val"1000"sprop_528_namePROP_xstSafeImplementsprop_528_val"No"sprop_529_namePROP_XplorerRunTypesprop_529_val"Yes"sprop_52_namePROP_xstLibSearchOrdersprop_52_val""sprop_530_namePROP_XplorerNumIterationssprop_530_val"7"sprop_531_namePROP_XplorerEnableRetimingsprop_531_val"true"sprop_532_namePROP_XplorerWarnToBackupsprop_532_val"true"sprop_533_namePROP_XplorerOtherCmdLineOptionssprop_533_val""sprop_534_namePROP_PrecNumOfSumPathssprop_534_val"10"sprop_535_namePROP_PrecNumOfCriticalPathssprop_535_val"1"sprop_536_namePROP_FitterOptimization_xpla3sprop_536_val"Density"sprop_537_namePROP_xcpldFitDesPtermLmt_xbrsprop_537_val"28"sprop_538_namePROP_xcpldFitDesInReg_xbrsprop_538_val"true"sprop_539_namePROP_mapTimingModesprop_539_val"Non Timing Driven"sprop_53_namePROP_xstCasesprop_53_val"Maintain"sprop_540_namePROP_xilxMapPackfactorsprop_540_val"100"sprop_541_namePROP_MapRetimingsprop_541_val"false"sprop_542_namePROP_MapEquivalentRegisterRemovalsprop_542_val"true"sprop_543_namePROP_xilxPAReffortLevelsprop_543_val"Standard"sprop_544_namePROP_parTimingModesprop_544_val"Performance Evaluation"sprop_545_namePROP_parGenAsyDlyRptsprop_545_val"false"sprop_546_namePROP_parGenClkRegionRptsprop_546_val"false"sprop_547_namePROP_parGenTimingRptsprop_547_val"true"sprop_548_namePROP_parGenSimModelsprop_548_val"false"sprop_549_namePROP_parPowerReductionsprop_549_val"false"sprop_54_namePROP_xstWorkDirsprop_54_val"./xst"sprop_550_namePROP_mpprViewParRptForSelRsltsprop_550_val""sprop_551_namePROP_mpprViewPadRptForSelRsltsprop_551_val""sprop_552_namePROP_parMpprParIterationssprop_552_val"3"sprop_553_namePROP_parMpprResultsToSavesprop_553_val""sprop_554_namePROP_parMpprResultsDirectorysprop_554_val""sprop_555_namePROP_parMpprNodelistFilesprop_555_val""sprop_556_namePROP_xilxBitgCfg_GenOpt_DbgBitStrsprop_556_val"false"sprop_557_namePROP_xilxBitgReadBk_GenBitStrsprop_557_val"false"sprop_558_namePROP_xilxBitgCfg_GenOpt_LogicAllocFilesprop_558_val"false"sprop_559_namePROP_xilxBitgCfg_GenOpt_MaskFilesprop_559_val"false"sprop_55_namePROP_xstIniFilesprop_55_val""sprop_560_namePROP_AceActiveNamesprop_560_val""sprop_561_namePROP_impactConfigFileNamesprop_561_val""sprop_562_namePROP_SynthRAMStylesprop_562_val"Auto"sprop_563_namePROP_xstROMStylesprop_563_val"Auto"sprop_564_namePROP_SynthMuxStylesprop_564_val"Auto"sprop_565_namePROP_xstMoveFirstFfStagesprop_565_val"true"sprop_566_namePROP_xstMoveLastFfStagesprop_566_val"true"sprop_567_namePROP_MapPowerReductionsprop_567_val"false"sprop_568_namePROP_MapPowerActivityFile_virtex5sprop_568_val""sprop_569_namePROP_MapExtraEffort_virtex5sprop_569_val"None"sprop_56_namePROP_xstVerilog2001sprop_56_val"true"sprop_570_namePROPEXT_mapTimingMode_virtex5sprop_570_val"Performance Evaluation"sprop_571_namePROPEXT_xilxPAReffortLevel_virtex5sprop_571_val"Standard"sprop_572_namePROPEXT_parGenAsyDlyRpt_virtex5sprop_572_val"false"sprop_573_namePROPEXT_parGenClkRegionRpt_virtex5sprop_573_val"false"sprop_574_namePROPEXT_parGenTimingRpt_virtex5sprop_574_val"true"sprop_575_namePROPEXT_parGenSimModel_virtex5sprop_575_val"false"sprop_576_namePROPEXT_parPowerReduction_virtex5sprop_576_val"false"sprop_577_namePROPEXT_parMpprParIterations_virtex5sprop_577_val"3"sprop_578_namePROPEXT_parMpprResultsToSave_virtex5sprop_578_val""sprop_579_namePROPEXT_parMpprResultsDirectory_virtex5sprop_579_val""sprop_57_namePROP_xstVeriIncludeDir_Globalsprop_57_val""sprop_580_namePROPEXT_parMpprNodelistFile_virtex5sprop_580_val""sprop_581_namePROP_xilxBitgCfg_GenOpt_DbgBitStr_virtex5sprop_581_val"false"sprop_582_namePROP_xilxBitgCfg_BPI_First_Read_Cycle_virtex5sprop_582_val"2"sprop_583_namePROP_xilxBitgReadBk_GenBitStr_virtex5sprop_583_val"false"sprop_584_namePROP_xilxBitgCfg_GenOpt_LogicAllocFile_virtex5sprop_584_val"false"sprop_585_namePROP_xilxBitgCfg_GenOpt_MaskFile_virtex5sprop_585_val"false"sprop_586_namePROP_bitgen_Encrypt_Encrypt_virtex5sprop_586_val"false"sprop_587_namePROP_xilxMapPackfactor_virtex5sprop_587_val"0"sprop_588_namePROPEXT_SynthFrequencySyn_virtex5sprop_588_val"0.0"sprop_589_namePROPEXT_SynthFrequencySyn_virtexsprop_589_val"0.0"sprop_58_namePROP_xstUserCompileListsprop_58_val""sprop_590_namePROP_MapEffortLevelsprop_590_val"Medium"sprop_591_namePROP_bitgen_Encrypt_Encryptsprop_591_val"false"sprop_592_namePROP_MapPlacerCostTablesprop_592_val"1"sprop_593_namePROP_MapLogicOptimizationsprop_593_val"false"sprop_594_namePROP_MapRegDuplicationsprop_594_val"false"sprop_595_namePROP_MapSmartGuideFileNamesprop_595_val"lvds_bist_top_guide.ncd"sprop_596_namePROP_MapSmartGuideFileNamesprop_596_val"lvds_bist_top_guide.ncd"sprop_597_namePROP_MapSmartGuideFileNamesprop_597_val"lvds_bist_top_guide.ncd"sprop_598_namePROP_MapSmartGuideFileNamesprop_598_val"lvds_bist_top_guide.ncd"sprop_599_namePROP_MapSmartGuideFileNamesprop_599_val"lvds_bist_top_guide.ncd"sprop_59_namePROP_xstGenericsParameterssprop_59_val""sprop_5_namePROP_ProjectGeneratorTypesprop_5_val"ProjNav"sprop_600_namePROP_MapSmartGuideFileNamesprop_600_val"lvds_bist_top_guide.ncd"sprop_601_namePROP_MapSmartGuideFileNamesprop_601_val"lvds_bist_top_guide.ncd"sprop_602_namePROP_MapSmartGuideFileNamesprop_602_val"lvds_bist_top_guide.ncd"sprop_603_namePROP_MapSmartGuideFileNamesprop_603_val"lvds_bist_top_guide.ncd"sprop_604_namePROP_ParSmartGuideFileNamesprop_604_val"lvds_bist_top_guide.ncd"sprop_605_namePROP_ParSmartGuideFileNamesprop_605_val"lvds_bist_top_guide.ncd"sprop_606_namePROP_ParSmartGuideFileNamesprop_606_val"lvds_bist_top_guide.ncd"sprop_607_namePROP_ParSmartGuideFileNamesprop_607_val"lvds_bist_top_guide.ncd"sprop_608_namePROP_ParSmartGuideFileNamesprop_608_val"lvds_bist_top_guide.ncd"sprop_609_namePROP_ParSmartGuideFileNamesprop_609_val"lvds_bist_top_guide.ncd"sprop_60_namePROP_xstVerilogMacrossprop_60_val""sprop_610_namePROP_ParSmartGuideFileNamesprop_610_val"lvds_bist_top_guide.ncd"sprop_611_namePROP_ParSmartGuideFileNamesprop_611_val"lvds_bist_top_guide.ncd"sprop_612_namePROP_ParSmartGuideFileNamesprop_612_val"lvds_bist_top_guide.ncd"sprop_613_namePROP_DevFamilyPMNamesprop_613_val"virtex5"sprop_614_namePROP_DevDevicesprop_614_val"xc5vfx130t"sprop_615_namePROP_CompxlibSimPathsprop_615_val"c:/Modeltech_6.1f/win32"sprop_616_namePROP_CompxlibLangsprop_616_val"All"sprop_617_namePROP_SimModelGenMultiHierFilesprop_617_val"false"sprop_618_namePROP_ISimSimulationRunTime_par_tbsprop_618_val"1000 ns"sprop_619_namePROP_ISimSimulationRunTime_par_tbwsprop_619_val"1000 ns"sprop_61_namePROP_xst_otherCmdLineOptionssprop_61_val""sprop_620_namePROP_ISimSimulationRunTime_behav_tbsprop_620_val"1000 ns"sprop_621_namePROP_ISimSimulationRunTime_behav_tbwsprop_621_val"1000 ns"sprop_622_namePROP_ISimVCDFileName_par_tbsprop_622_val"xpower.vcd"sprop_623_namePROP_ISimVCDFileName_par_tbwsprop_623_val"xpower.vcd"sprop_624_namePROP_xilxPARextraEffortLevelsprop_624_val"None"sprop_625_namePROP_parPowerActivityFilesprop_625_val""sprop_626_namePROP_CompxlibSmartModelssprop_626_val"true"sprop_627_namePROP_CompxlibUpdateIniForSmartModelsprop_627_val"false"sprop_628_namePROP_MapPowerActivityFilesprop_628_val""s⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -