📄 regkeys
字号:
prop_277_namePROP_xilxPostTrceStampsprop_277_val""sprop_278_namePROP_PreTrceGenTimegroupssprop_278_val"false"sprop_279_namePROP_PreTrceGenDatasheetsprop_279_val"true"sprop_27_namePROP_SimUserCompileList_launchMSimsprop_27_val""sprop_280_namePROP_PostTrceGenTimegroupssprop_280_val"false"sprop_281_namePROP_PostTrceGenDatasheetsprop_281_val"true"sprop_282_namePROP_xilxPostTrceTSIFilesprop_282_val""sprop_283_namePROP_PreTrceTSIFilesprop_283_val""sprop_284_namePROP_LoadPostTrceTSIFilesprop_284_val"false"sprop_285_namePROP_primetimeBlockRamDatasprop_285_val""sprop_286_namePROP_primeFlatternOutputNetlistsprop_286_val"false"sprop_287_namePROP_primeCorrelateOutputsprop_287_val"false"sprop_288_namePROP_primeTopLevelModulesprop_288_val""sprop_289_namePROP_AutoGenFilesprop_289_val"false"sprop_28_namePROP_SimUseCustom_behavsprop_28_val"false"sprop_290_namePROP_CompxlibXlnxCoreLibsprop_290_val"true"sprop_291_namePROP_xilxSynthGlobOptsprop_291_val"AllClockNets"sprop_292_namePROP_xstAutoBRAMPackingsprop_292_val"false"sprop_293_namePROP_xstBRAMUtilRatiosprop_293_val"100"sprop_294_namePROP_xstAsynToSyncsprop_294_val"false"sprop_295_namePROP_xstReadCoressprop_295_val"true"sprop_296_namePROP_xstCoresSearchDirsprop_296_val""sprop_297_namePROP_xstWriteTimingConstraintssprop_297_val"false"sprop_298_namePROP_xstSliceUtilRatiosprop_298_val"100"sprop_299_namePROP_xstCrossClockAnalysissprop_299_val"false"sprop_29_namePROP_SimDosprop_29_val"true"sprop_2_namePROP_StartImpViewsprop_2_val""sprop_300_namePROP_xstFsmStylesprop_300_val"LUT"sprop_301_namePROP_SynthExtractRAMsprop_301_val"true"sprop_302_namePROP_SynthExtractROMsprop_302_val"true"sprop_303_namePROP_SynthDecoderExtractsprop_303_val"true"sprop_304_namePROP_SynthEncoderExtractsprop_304_val"Yes"sprop_305_namePROP_SynthShiftRegExtractsprop_305_val"true"sprop_306_namePROP_SynthLogicalShifterExtractsprop_306_val"true"sprop_307_namePROP_xilxSynthRegBalancingsprop_307_val"No"sprop_308_namePROP_xstPackIORegistersprop_308_val"Auto"sprop_309_namePROP_xstSlicePackingsprop_309_val"true"sprop_30_namePROP_SimUseCustom_postXlatesprop_30_val"false"sprop_310_namePROP_xstTristate2Logicsprop_310_val"Yes"sprop_311_namePROP_xstOptimizeInsPrimtivessprop_311_val"false"sprop_312_namePROP_xilxSynthRegDuplicationsprop_312_val"true"sprop_313_namePROP_xstUseClockEnablesprop_313_val"Yes"sprop_314_namePROP_xstUseSyncSetsprop_314_val"Yes"sprop_315_namePROP_xstUseSyncResetsprop_315_val"Yes"sprop_316_namePROP_VirtexSynthAutoConstrainsprop_316_val"true"sprop_317_namePROP_ibiswriterGeneratePackageParasiticssprop_317_val"false"sprop_318_namePROP_xilxMapTimingDrivenPackingsprop_318_val"false"sprop_319_namePROP_MapPowerReduction_virtex5sprop_319_val"false"sprop_31_namePROP_SimUseCustom_postMapsprop_31_val"false"sprop_320_namePROP_xstPowerOptimization_virtex5sprop_320_val"false"sprop_321_namePROP_xstLUTCombining_virtex5sprop_321_val"No"sprop_322_namePROP_xstDSPUtilRatio_virtex5sprop_322_val"100"sprop_323_namePROP_MapEffortLevel_virtex5sprop_323_val"High"sprop_324_namePROP_MapPlacerCostTable_virtex5sprop_324_val"1"sprop_325_namePROP_MapLogicOptimization_virtex5sprop_325_val"false"sprop_326_namePROP_MapRegDuplication_virtex5sprop_326_val"false"sprop_327_namePROPEXT_xilxMapPackRegInto_virtex5sprop_327_val"For Outputs Only"sprop_328_namePROP_xilxMapMaxCompression_virtex5sprop_328_val"false"sprop_329_namePROP_MapLUTCombining_virtex5sprop_329_val"Off"sprop_32_namePROP_SimUseCustom_postParsprop_32_val"false"sprop_330_namePROPEXT_xilxMapGenInputK_virtex5sprop_330_val"6"sprop_331_namePROPEXT_xilxPARstrat_virtex5sprop_331_val"Route Only"sprop_332_namePROP_xilxBitgCfg_GenOpt_DRC_virtex5sprop_332_val"true"sprop_333_namePROP_xilxBitgCfg_GenOpt_BitFile_virtex5sprop_333_val"true"sprop_334_namePROP_xilxBitgCfg_GenOpt_BinaryFile_virtex5sprop_334_val"false"sprop_335_namePROP_xilxBitgCfg_GenOpt_ASCIIFile_virtex5sprop_335_val"false"sprop_336_namePROP_xilxBitgCfg_GenOpt_IEEE1532File_virtex5sprop_336_val"false"sprop_337_namePROP_xilxBitgCfg_GenOpt_EnableCRC_virtex5sprop_337_val"true"sprop_338_namePROP_xilxBitgCfg_GenOpt_Compress_virtex5sprop_338_val"false"sprop_339_namePROP_bitgen_otherCmdLineOptions_virtex5sprop_339_val""sprop_33_namePROP_ModelSimUseConfigNamesprop_33_val"false"sprop_340_namePROP_xilxBitgCfg_Clk_virtex5sprop_340_val"Pull Up"sprop_341_namePROP_xilxBitgCfg_M0_virtex5sprop_341_val"Pull Up"sprop_342_namePROP_xilxBitgCfg_M1_virtex5sprop_342_val"Pull Up"sprop_343_namePROP_xilxBitgCfg_M2_virtex5sprop_343_val"Pull Up"sprop_344_namePROP_xilxBitgCfg_Pgm_virtex5sprop_344_val"Pull Up"sprop_345_namePROP_xilxBitgCfg_Done_virtex5sprop_345_val"Pull Up"sprop_346_namePROP_xilxBitgCfg_Init_virtex5sprop_346_val"Pull Up"sprop_347_namePROP_xilxBitgCfg_Cs_virtex5sprop_347_val"Pull Up"sprop_348_namePROP_xilxBitgCfg_Din_virtex5sprop_348_val"Pull Up"sprop_349_namePROP_xilxBitgCfg_Busy_virtex5sprop_349_val"Pull Up"sprop_34_namePROP_MSimSDFTimingToBeReadsprop_34_val"Setup Time"sprop_350_namePROP_xilxBitgCfg_Rdwr_virtex5sprop_350_val"Pull Up"sprop_351_namePROP_xilxBitgCfg_TCK_virtex5sprop_351_val"Pull Up"sprop_352_namePROP_xilxBitgCfg_TDI_virtex5sprop_352_val"Pull Up"sprop_353_namePROP_xilxBitgCfg_TDO_virtex5sprop_353_val"Pull Up"sprop_354_namePROP_xilxBitgCfg_TMS_virtex5sprop_354_val"Pull Up"sprop_355_namePROP_xilxBitgCfg_Unused_virtex5sprop_355_val"Pull Down"sprop_356_namePROP_xilxBitgCfg_Code_virtex5sprop_356_val"0xFFFFFFFF"sprop_357_namePROP_xilxBitgCfg_DCIUpdateMode_virtex5sprop_357_val"As Required"sprop_358_namePROP_xilxBitgCfg_Retain_Config_Status_Register_Values_virtex5sprop_358_val"true"sprop_359_namePROP_xilxBitgCfg_SelectMAP_Abort_Sequence_virtex5sprop_359_val"Enable"sprop_35_namePROP_OverwriteSymsprop_35_val"false"sprop_360_namePROP_xilxBitgCfg_BPI_Page_Size_virtex5sprop_360_val"1"sprop_361_namePROP_xilxBitgCfg_PwrDown_Safe_Temp_virtex5sprop_361_val"false"sprop_362_namePROP_xilxBitgStart_Clk_virtex5sprop_362_val"CCLK"sprop_363_namePROP_xilxBitgStart_IntDone_virtex5sprop_363_val"false"sprop_364_namePROP_xilxBitgStart_Clk_Done_virtex5sprop_364_val"Default (4)"sprop_365_namePROP_xilxBitgStart_Clk_EnOut_virtex5sprop_365_val"Default (5)"sprop_366_namePROP_xilxBitgStart_Clk_WrtEn_virtex5sprop_366_val"Default (6)"sprop_367_namePROP_xilxBitgStart_Clk_RelDLL_virtex5sprop_367_val"Default (NoWait)"sprop_368_namePROP_xilxBitgStart_Clk_MatchCycle_virtex5sprop_368_val"Auto"sprop_369_namePROP_xilxBitgStart_Clk_DriveDone_virtex5sprop_369_val"false"sprop_36_namePROP_CompxlibOutputDirsprop_36_val"$XILINX/<language>/<simulator>"sprop_370_namePROP_xilxBitgReadBk_Sec_virtex5sprop_370_val"Enable Readback and Reconfiguration"sprop_371_namePROP_xilxBitgCfg_GenOpt_ReadBack_virtex5sprop_371_val"false"sprop_372_namePROP_usedsp48_virtex5sprop_372_val"Auto"sprop_373_namePROP_xilxBitgCfg_Rate_virtex5sprop_373_val"2"sprop_374_namePROPEXT_xilxSynthAddBufg_virtex5sprop_374_val"32"sprop_375_namePROPEXT_xstUseClockEnable_virtex5sprop_375_val"Auto"sprop_376_namePROPEXT_xstUseSyncSet_virtex5sprop_376_val"Auto"sprop_377_namePROPEXT_xstUseSyncReset_virtex5sprop_377_val"Auto"sprop_378_namePROP_ReduceControlSets_virtex5sprop_378_val"No"sprop_379_namePROPEXT_xilxSynthMaxFanout_virtex5sprop_379_val"100000"sprop_37_namePROP_CompxlibOverwriteLibsprop_37_val"Overwrite"sprop_380_namePROP_usedsp48sprop_380_val"Auto"sprop_381_namePROP_xstDSPUtilRatiosprop_381_val"100"sprop_382_namePROPEXT_xilxBitgCfg_DCIUpdateMode_spartan3sprop_382_val"As Required"sprop_383_namePROP_xilxBitgCfg_GenOpt_IEEE1532Filesprop_383_val"false"sprop_384_namePROP_xilxBitgCfg_GenOpt_EnableCRCsprop_384_val"true"sprop_385_namePROP_xilxBitgCfg_PwrDownsprop_385_val"Pull Up"sprop_386_namePROP_xilxBitgCfg_DCMShutdownsprop_386_val"false"sprop_387_namePROP_xilxBitgCfg_DCMBandgapsprop_387_val"false"sprop_388_namePROP_xilxBitgStart_Clk_MatchCyclesprop_388_val"Auto"sprop_389_namePROP_bitgen_Encrypt_keySeq0sprop_389_val"None"sprop_38_namePROP_CompxlibOtherCompxlibOptssprop_38_val""sprop_390_namePROP_bitgen_Encrypt_keySeq1sprop_390_val"None"sprop_391_namePROP_bitgen_Encrypt_keySeq2sprop_391_val"None"sprop_392_namePROP_bitgen_Encrypt_keySeq3sprop_392_val"None"sprop_393_namePROP_bitgen_Encrypt_keySeq4sprop_393_val"None"sprop_394_namePROP_bitgen_Encrypt_keySeq5sprop_394_val"None"sprop_395_namePROP_bitgen_Encrypt_startKeysprop_395_val"None"sprop_396_namePROP_bitgen_Encrypt_startCBCsprop_396_val""sprop_397_namePROPEXT_xilxMapGenInputK_virtex2sprop_397_val"4"sprop_398_namePROPEXT_SynthMultStyle_virtex2sprop_398_val"Auto"sprop_399_namePROPEXT_xilxSynthMaxFanout_virtex2sprop_399_val"500"sprop_39_namePROP_CompxlibSimPrimativessprop_39_val"true"sprop_3_namePROP_StopImpViewsprop_3_val"AbstractSynthesis"sprop_400_namePROPEXT_xilxSynthAddBufg_virtex2sprop_400_val"16"sprop_401_namePROP_ibiswriterEnableMultiLingualModelsprop_401_val"false"sprop_402_namePROPEXT_xilxBitgCfg_TDO_virtex2psprop_402_val"Float"sprop_403_namePROPEXT_xilxBitgCfg_DCIUpdateMode_virtex2psprop_403_val"As Required"sprop_404_namePROPEXT_xilxBitgStart_Clk_Done_virtex2psprop_404_val"Default (4)"sprop_405_namePROP_xstPowerOptimizationsprop_405_val"false"sprop_406_namePROP_xilxBitgCfg_Initsprop_406_val"Pull Up"sprop_407_namePROP_xilxBitgCfg_Cssprop_407_val"Pull Up"sprop_408_namePROP_xilxBitgCfg_Dinsprop_408_val"Pull Up"sprop_409_namePROP_xilxBitgCfg_Busysprop_409_val"Pull Up"sprop_40_namePROP_XPORTInpFileNamesprop_40_val""sprop_410_namePROP_xilxBitgCfg_Rdwrsprop_410_val"Pull Up"sprop_411_namePROPEXT_xilxBitgCfg_Rate_virtex4sprop_411_val"4"sprop_412_namePROPEXT_xilxSynthAddBufg_virtex4sprop_412_val"32"sprop_413_namePROPEXT_xstUseClockEnable_virtex4sprop_413_val"Auto"sprop_414_namePROPEXT_xstUseSyncSet_virtex4sprop_414_val"Auto"sprop_415_namePROPEXT_xstUseSyncReset_virtex4sprop_415_val"Auto"sprop_416_namePROP_TopDesignUnitsprop_416_val""sprop_417_namePROP_TopDesignUnitsprop_417_val""sprop_418_namePROP_TopDesignUnitsprop_418_val""sprop_419_namePROP_TopDesignUnitsprop_419_val""sprop_41_namePROP_XPORTInpFileTypesprop_41_val"ABEL"sprop_420_namePROP_TopDesignUnitsprop_420_val""sprop_421_namePROP_TopDesignUnitsprop_421_val""sprop_422_namePROP_TopDesignUnitsprop_422_val""sprop_423_namePROP_TopDesignUnitsprop_423_val""sprop_424_namePROP_TopDesignUnitsprop_424_val""sprop_425_namePROP_TopDesignUnitsprop_425_val""sprop_426_namePROP_TopDesignUnitsprop_426_val""sprop_427_namePROP_TopDesignUnitsprop_427_val""sprop_428_namePROP_TopDesignUnitsprop_428_val""sprop_429_namePROP_TopDesignUnitsprop_429_val""sprop_42_namePROP_XPORTOutFileTypesprop_42_val"VHDL"sprop_430_namePROP_TopDesignUnitsprop_430_val""sprop_431_namePROP_TopDesignUnitsprop_431_val""sprop_432_namePROP_TopDesignUnitsprop_432_val""sprop_433_namePROP_TopDesignUnitsprop_433_val""sprop_434_namePROP_TopDesignUnitsprop_434_val""sprop_435_namePROP_TopDesignUnitsprop_435_val""sprop_436_namePROP_TopDesignUnitsprop_436_val""sprop_437_namePROP_TopDesignUnitsprop_437_val""sprop_438_namePROP_TopDesignUnitsprop_438_val""sprop_439_namePROP_TopDesignUnitsprop_439_val""sprop_43_namePROP_XPORTlistInpFilessprop_43_val"false"sprop_440_namePROP_TopDesignUnitsprop_440_val""sprop_441_namePROP_TopDesignUnitsprop_441_val""sprop_442_namePROP_TopDesignUnitsprop_442_val""sprop_443_namePROP_TopDesignUnitsprop_443_val""sprop_444_namePROP_TopDesignUnitsprop_444_val""sprop_445_namePROP_TopDesignUnitsprop_445_val""sprop_446_namePROP_TopDesignUnitsprop_446_val""sprop_447_namePROP_TopDesignUnitsprop_447_val""sprop_448_namePROP_TopDesignUnitsprop_448_val""sprop_449_namePROP_TopDesignUnitsprop_449_val""sprop_44_namePROP_SimModelGenerateTestbenchFilesprop_44_val"false"sprop_450_namePROP_TopDesignUnitsprop_450_val""sprop_451_namePROP_TopDesignUnitsprop_451_val""sprop_452_namePROP_TopDesignUnits⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -