📄 ddr_6to1_16chan_rt_rx.twr
字号:
TAP_08<1> | 10.999(R)|RXCLKDIV_OBUF | 0.000|
TAP_08<2> | 9.449(R)|RXCLKDIV_OBUF | 0.000|
TAP_08<3> | 9.164(R)|RXCLKDIV_OBUF | 0.000|
TAP_08<4> | 9.172(R)|RXCLKDIV_OBUF | 0.000|
TAP_08<5> | 9.186(R)|RXCLKDIV_OBUF | 0.000|
TAP_09<0> | 9.100(R)|RXCLKDIV_OBUF | 0.000|
TAP_09<1> | 9.254(R)|RXCLKDIV_OBUF | 0.000|
TAP_09<2> | 9.250(R)|RXCLKDIV_OBUF | 0.000|
TAP_09<3> | 8.981(R)|RXCLKDIV_OBUF | 0.000|
TAP_09<4> | 8.963(R)|RXCLKDIV_OBUF | 0.000|
TAP_09<5> | 8.967(R)|RXCLKDIV_OBUF | 0.000|
TAP_10<0> | 9.331(R)|RXCLKDIV_OBUF | 0.000|
TAP_10<1> | 9.176(R)|RXCLKDIV_OBUF | 0.000|
TAP_10<2> | 9.127(R)|RXCLKDIV_OBUF | 0.000|
TAP_10<3> | 9.066(R)|RXCLKDIV_OBUF | 0.000|
TAP_10<4> | 9.026(R)|RXCLKDIV_OBUF | 0.000|
TAP_10<5> | 9.207(R)|RXCLKDIV_OBUF | 0.000|
TAP_11<0> | 8.431(R)|RXCLKDIV_OBUF | 0.000|
TAP_11<1> | 8.456(R)|RXCLKDIV_OBUF | 0.000|
TAP_11<2> | 8.645(R)|RXCLKDIV_OBUF | 0.000|
TAP_11<3> | 8.405(R)|RXCLKDIV_OBUF | 0.000|
TAP_11<4> | 8.431(R)|RXCLKDIV_OBUF | 0.000|
TAP_11<5> | 8.240(R)|RXCLKDIV_OBUF | 0.000|
TAP_12<0> | 9.961(R)|RXCLKDIV_OBUF | 0.000|
TAP_12<1> | 10.340(R)|RXCLKDIV_OBUF | 0.000|
TAP_12<2> | 10.588(R)|RXCLKDIV_OBUF | 0.000|
TAP_12<3> | 10.175(R)|RXCLKDIV_OBUF | 0.000|
TAP_12<4> | 10.166(R)|RXCLKDIV_OBUF | 0.000|
TAP_12<5> | 10.299(R)|RXCLKDIV_OBUF | 0.000|
TAP_13<0> | 9.309(R)|RXCLKDIV_OBUF | 0.000|
TAP_13<1> | 9.185(R)|RXCLKDIV_OBUF | 0.000|
TAP_13<2> | 9.345(R)|RXCLKDIV_OBUF | 0.000|
TAP_13<3> | 9.156(R)|RXCLKDIV_OBUF | 0.000|
TAP_13<4> | 9.137(R)|RXCLKDIV_OBUF | 0.000|
TAP_13<5> | 9.286(R)|RXCLKDIV_OBUF | 0.000|
TAP_14<0> | 9.589(R)|RXCLKDIV_OBUF | 0.000|
TAP_14<1> | 9.642(R)|RXCLKDIV_OBUF | 0.000|
TAP_14<2> | 9.655(R)|RXCLKDIV_OBUF | 0.000|
TAP_14<3> | 9.858(R)|RXCLKDIV_OBUF | 0.000|
TAP_14<4> | 10.047(R)|RXCLKDIV_OBUF | 0.000|
TAP_14<5> | 9.678(R)|RXCLKDIV_OBUF | 0.000|
TAP_15<0> | 9.605(R)|RXCLKDIV_OBUF | 0.000|
TAP_15<1> | 9.437(R)|RXCLKDIV_OBUF | 0.000|
TAP_15<2> | 9.865(R)|RXCLKDIV_OBUF | 0.000|
TAP_15<3> | 9.422(R)|RXCLKDIV_OBUF | 0.000|
TAP_15<4> | 9.199(R)|RXCLKDIV_OBUF | 0.000|
TAP_15<5> | 9.395(R)|RXCLKDIV_OBUF | 0.000|
TAP_16<0> | 9.548(R)|RXCLKDIV_OBUF | 0.000|
TAP_16<1> | 9.416(R)|RXCLKDIV_OBUF | 0.000|
TAP_16<2> | 9.739(R)|RXCLKDIV_OBUF | 0.000|
TAP_16<3> | 9.447(R)|RXCLKDIV_OBUF | 0.000|
TAP_16<4> | 9.298(R)|RXCLKDIV_OBUF | 0.000|
TAP_16<5> | 9.323(R)|RXCLKDIV_OBUF | 0.000|
TRAINING_DONE| 10.121(R)|RXCLKDIV_OBUF | 0.000|
-------------+------------+------------------+--------+
Clock RXCLK_USR to Pad
----------------+------------+------------------+--------+
| clk (edge) | | Clock |
Destination | to PAD |Internal Clock(s) | Phase |
----------------+------------+------------------+--------+
DATA_RX_FIFO<0> | 12.019(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<1> | 11.630(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<2> | 12.054(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<3> | 11.748(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<4> | 12.043(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<5> | 11.742(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<6> | 11.830(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<7> | 11.758(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<8> | 11.817(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<9> | 11.556(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<10>| 11.638(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<11>| 11.606(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<12>| 11.729(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<13>| 11.575(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<14>| 11.764(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<15>| 11.587(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<16>| 11.585(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<17>| 11.390(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<18>| 11.574(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<19>| 11.526(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<20>| 11.535(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<21>| 11.388(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<22>| 11.731(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<23>| 11.373(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<24>| 11.375(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<25>| 13.267(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<26>| 13.581(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<27>| 14.048(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<28>| 12.699(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<29>| 13.405(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<30>| 13.344(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<31>| 13.230(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<32>| 13.436(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<33>| 13.107(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<34>| 13.575(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<35>| 13.185(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<36>| 13.207(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<37>| 12.840(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<38>| 13.203(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<39>| 13.036(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<40>| 13.082(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<41>| 13.264(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<42>| 13.101(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<43>| 13.043(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<44>| 13.024(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<45>| 13.187(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<46>| 13.091(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<47>| 12.740(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<48>| 13.086(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<49>| 12.435(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<50>| 13.101(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<51>| 13.040(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<52>| 12.739(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<53>| 12.972(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<54>| 12.877(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<55>| 13.220(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<56>| 12.514(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<57>| 12.870(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<58>| 12.912(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<59>| 13.016(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<60>| 13.203(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<61>| 12.816(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<62>| 12.227(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO<63>| 12.308(R)|RXCLK_USR_BUFGP | 0.000|
DATA_RX_FIFO_VLD| 8.646(R)|RXCLK_USR_BUFGP | 0.000|
----------------+------------+------------------+--------+
Clock to Setup on destination clock CLOCK_RX_N
---------------+---------+---------+---------+---------+
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_RX_N | 4.670| | | |
CLOCK_RX_P | 4.670| | | |
RXCLK_USR | 1.465| | | |
---------------+---------+---------+---------+---------+
Clock to Setup on destination clock CLOCK_RX_P
---------------+---------+---------+---------+---------+
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_RX_N | 4.670| | | |
CLOCK_RX_P | 4.670| | | |
RXCLK_USR | 1.465| | | |
---------------+---------+---------+---------+---------+
Clock to Setup on destination clock RXCLK_USR
---------------+---------+---------+---------+---------+
| Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_RX_N | 1.424| | | |
CLOCK_RX_P | 1.424| | | |
RXCLK_USR | 3.323| | | |
---------------+---------+---------+---------+---------+
Pad to Pad
---------------+---------------+---------+
Source Pad |Destination Pad| Delay |
---------------+---------------+---------+
CLOCK_RX_N |RXCLKDIV | 8.274|
CLOCK_RX_P |RXCLKDIV | 8.274|
---------------+---------------+---------+
Analysis completed Sun Aug 24 13:08:34 2008
--------------------------------------------------------------------------------
Trace Settings:
-------------------------
Trace Settings
Peak Memory Usage: 263 MB
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -