⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 复件 (3) main.c

📁 ATMEL用IO模拟直接驱动内部无控制器的夏普320240
💻 C
📖 第 1 页 / 共 3 页
字号:
				clr_cp2;
				clr_cp2; //4
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //5
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//6
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //7
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //8 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //9
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //10
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //11
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //12
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //13
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//14
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //15
		        PIO_ODSR |= 0xa;    
			    set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;     //16
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;     //17
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;     //18 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //19
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //20
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //21
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //22
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //23
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //24
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //25
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//26
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //27
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;    //28 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //29
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //30
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //31
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//32
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //33
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //34
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //35
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//36
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //37
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;     //38 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //39
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //40
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //41
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //42
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //43
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //44
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //45
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//46
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //47
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;     //48 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //49
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //50
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //51
		        PIO_ODSR |= 0xa;    
			    set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //52
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //53
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //54
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //55
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//56
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //57
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;     //58 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //59
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //60
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //61
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //62
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //63
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //64
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //65
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//66
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //67
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;    //68 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //69
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //70
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //71
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2; //72
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //73
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //74
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;   //75
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;//76
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //77
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;    //78 
		        PIO_ODSR |= 0xa;    
		        set_cp2; 
				set_cp2; 
				clr_cp2;
				clr_cp2;  //79
		    }  
		    set_cp1;
			set_cp1;
		    set_cp1;
			set_cp1;
		    --y;
		    clr_cp1;
			clr_cp1;
			clr_cp1;
			clr_cp1;
		} 
		clr_disp;
	}
}			

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -