wr_clk_core.vhd

来自「如何使用ISE和FPGA使用指南」· VHDL 代码 · 共 53 行

----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date:    15:09:10 11/04/2005 
-- Design Name: 
-- Module Name:    wr_clk_core - structural 
-- Project Name: 
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
library UNISIM;
use UNISIM.VComponents.all;

entity wr_clk_core is
    Port ( wr_clk : in  STD_LOGIC;
           reset : in  STD_LOGIC;
           wr_clk_bufio : out  STD_LOGIC;
           wr_clk_bufr : out  STD_LOGIC;
           wr_clk_bufr_div8 : out  STD_LOGIC);
end wr_clk_core;

architecture structural of wr_clk_core is

	signal vcc: std_logic;
	signal wr_clk_bufio_i: std_logic;

begin

	vcc <= '1';
	
	wr_clk_bufio <= wr_clk_bufio_i;
	


end structural;