⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 data_control.cmd_log

📁 如何使用ISE和FPGA使用指南
💻 CMD_LOG
字号:
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -e 3 -l 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -e 3 -l 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -e 3 -l 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -e 3 -l 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf
ngdbuild -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -dd _ngo -nt timestamp -uc data_control.ucf -p xc4vlx15-sf363-12 data_control.edf data_control.ngd
map -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "C:/training/desperf/labs/synthesis/precision/verilog/synth_lab" -intstyle ise -e 3 -l 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf
ngdbuild -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -intstyle ise -dd _ngo -nt timestamp -uc "data_control.ucf" -p xc4vlx15-sf363-12 "data_control.edf" data_control.ngd
map -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -intstyle ise -e 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf -ucf data_control.ucf
ngdbuild -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -intstyle ise -dd _ngo -nt timestamp -uc "data_control.ucf" -p xc4vlx15-sf363-12 "data_control.edf" data_control.ngd
map -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -intstyle ise -p xc4vlx15-sf363-12 -cm area -pr b -k 4 -c 100 -o data_control_map.ncd data_control.ngd data_control.pcf
par -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -w -intstyle ise -ol std -t 1 data_control_map.ncd data_control.ncd data_control.pcf
trce -ise "R:/training/desperf/labs/synthesis/precision/verilog/synth_lab.ise" -intstyle ise -e 3 -s 12 -xml data_control data_control.ncd -o data_control.twr data_control.pcf -ucf data_control.ucf

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -