📄 anyodd_div.tan.qmsg
字号:
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" { } { { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } { "e:/altera60/quartus60/win/Assignment Editor.qase" "" { Assignment "e:/altera60/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } } } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} } { } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register cnt2\[0\] register cnt2\[31\] 199.32 MHz 5.017 ns Internal " "Info: Clock \"clk\" has Internal fmax of 199.32 MHz between source register \"cnt2\[0\]\" and destination register \"cnt2\[31\]\" (period= 5.017 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.744 ns + Longest register register " "Info: + Longest register to register delay is 4.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt2\[0\] 1 REG LCFF_X26_Y13_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N15; Fanout = 4; REG Node = 'cnt2\[0\]'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "" { cnt2[0] } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.596 ns) 1.253 ns Add1~385 2 COMB LCCOMB_X25_Y13_N0 2 " "Info: 2: + IC(0.657 ns) + CELL(0.596 ns) = 1.253 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 2; COMB Node = 'Add1~385'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "1.253 ns" { cnt2[0] Add1~385 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.339 ns Add1~387 3 COMB LCCOMB_X25_Y13_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.339 ns; Loc. = LCCOMB_X25_Y13_N2; Fanout = 2; COMB Node = 'Add1~387'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~385 Add1~387 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.425 ns Add1~389 4 COMB LCCOMB_X25_Y13_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.425 ns; Loc. = LCCOMB_X25_Y13_N4; Fanout = 2; COMB Node = 'Add1~389'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~387 Add1~389 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.511 ns Add1~391 5 COMB LCCOMB_X25_Y13_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.511 ns; Loc. = LCCOMB_X25_Y13_N6; Fanout = 2; COMB Node = 'Add1~391'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~389 Add1~391 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.597 ns Add1~393 6 COMB LCCOMB_X25_Y13_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.597 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 2; COMB Node = 'Add1~393'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~391 Add1~393 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.683 ns Add1~395 7 COMB LCCOMB_X25_Y13_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.683 ns; Loc. = LCCOMB_X25_Y13_N10; Fanout = 2; COMB Node = 'Add1~395'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~393 Add1~395 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.769 ns Add1~397 8 COMB LCCOMB_X25_Y13_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.769 ns; Loc. = LCCOMB_X25_Y13_N12; Fanout = 2; COMB Node = 'Add1~397'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~395 Add1~397 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 1.959 ns Add1~399 9 COMB LCCOMB_X25_Y13_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 1.959 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'Add1~399'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.190 ns" { Add1~397 Add1~399 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.045 ns Add1~401 10 COMB LCCOMB_X25_Y13_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.045 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'Add1~401'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~399 Add1~401 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.131 ns Add1~403 11 COMB LCCOMB_X25_Y13_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.131 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'Add1~403'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~401 Add1~403 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.217 ns Add1~405 12 COMB LCCOMB_X25_Y13_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.217 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'Add1~405'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~403 Add1~405 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.303 ns Add1~407 13 COMB LCCOMB_X25_Y13_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.303 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'Add1~407'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~405 Add1~407 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.389 ns Add1~409 14 COMB LCCOMB_X25_Y13_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.389 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'Add1~409'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~407 Add1~409 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.475 ns Add1~411 15 COMB LCCOMB_X25_Y13_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.475 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 2; COMB Node = 'Add1~411'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~409 Add1~411 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.561 ns Add1~413 16 COMB LCCOMB_X25_Y13_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.561 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 2; COMB Node = 'Add1~413'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~411 Add1~413 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.736 ns Add1~415 17 COMB LCCOMB_X25_Y13_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.736 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 2; COMB Node = 'Add1~415'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.175 ns" { Add1~413 Add1~415 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.822 ns Add1~417 18 COMB LCCOMB_X25_Y12_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.822 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'Add1~417'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~415 Add1~417 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.908 ns Add1~419 19 COMB LCCOMB_X25_Y12_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 2.908 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 2; COMB Node = 'Add1~419'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~417 Add1~419 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.994 ns Add1~421 20 COMB LCCOMB_X25_Y12_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 2.994 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'Add1~421'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~419 Add1~421 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.080 ns Add1~423 21 COMB LCCOMB_X25_Y12_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.080 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'Add1~423'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~421 Add1~423 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.166 ns Add1~425 22 COMB LCCOMB_X25_Y12_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.166 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 2; COMB Node = 'Add1~425'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~423 Add1~425 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.252 ns Add1~427 23 COMB LCCOMB_X25_Y12_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.252 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 2; COMB Node = 'Add1~427'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~425 Add1~427 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.338 ns Add1~429 24 COMB LCCOMB_X25_Y12_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.338 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 2; COMB Node = 'Add1~429'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~427 Add1~429 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.528 ns Add1~431 25 COMB LCCOMB_X25_Y12_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.528 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 2; COMB Node = 'Add1~431'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.190 ns" { Add1~429 Add1~431 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.614 ns Add1~433 26 COMB LCCOMB_X25_Y12_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.614 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 2; COMB Node = 'Add1~433'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~431 Add1~433 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.700 ns Add1~435 27 COMB LCCOMB_X25_Y12_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.700 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 2; COMB Node = 'Add1~435'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~433 Add1~435 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.786 ns Add1~437 28 COMB LCCOMB_X25_Y12_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.786 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 2; COMB Node = 'Add1~437'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~435 Add1~437 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.872 ns Add1~439 29 COMB LCCOMB_X25_Y12_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.872 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 2; COMB Node = 'Add1~439'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~437 Add1~439 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.958 ns Add1~441 30 COMB LCCOMB_X25_Y12_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 3.958 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 2; COMB Node = 'Add1~441'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~439 Add1~441 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.044 ns Add1~443 31 COMB LCCOMB_X25_Y12_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.044 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 2; COMB Node = 'Add1~443'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~441 Add1~443 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.130 ns Add1~445 32 COMB LCCOMB_X25_Y12_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.130 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 1; COMB Node = 'Add1~445'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.086 ns" { Add1~443 Add1~445 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.636 ns Add1~446 33 COMB LCCOMB_X25_Y12_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.636 ns; Loc. = LCCOMB_X25_Y12_N30; Fanout = 1; COMB Node = 'Add1~446'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.506 ns" { Add1~445 Add1~446 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 31 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.744 ns cnt2\[31\] 34 REG LCFF_X25_Y12_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 4.744 ns; Loc. = LCFF_X25_Y12_N31; Fanout = 2; REG Node = 'cnt2\[31\]'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.108 ns" { Add1~446 cnt2[31] } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 86.15 % ) " "Info: Total cell delay = 4.087 ns ( 86.15 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.657 ns ( 13.85 % ) " "Info: Total interconnect delay = 0.657 ns ( 13.85 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "4.744 ns" { cnt2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~441 Add1~443 Add1~445 Add1~446 cnt2[31] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "4.744 ns" { cnt2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~441 Add1~443 Add1~445 Add1~446 cnt2[31] } { 0.000ns 0.657ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.793 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clk~clkctrl'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.793 ns cnt2\[31\] 3 REG LCFF_X25_Y12_N31 2 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X25_Y12_N31; Fanout = 2; REG Node = 'cnt2\[31\]'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl cnt2[31] } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.87 % ) " "Info: Total cell delay = 1.756 ns ( 62.87 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 37.13 % ) " "Info: Total interconnect delay = 1.037 ns ( 37.13 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl cnt2[31] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.793 ns" { clk clk~combout clk~clkctrl cnt2[31] } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.802 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clk~clkctrl'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.802 ns cnt2\[0\] 3 REG LCFF_X26_Y13_N15 4 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X26_Y13_N15; Fanout = 4; REG Node = 'cnt2\[0\]'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "1.573 ns" { clk~clkctrl cnt2[0] } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 28 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.67 % ) " "Info: Total cell delay = 1.756 ns ( 62.67 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 37.33 % ) " "Info: Total interconnect delay = 1.046 ns ( 37.33 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl cnt2[0] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.802 ns" { clk clk~combout clk~clkctrl cnt2[0] } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl cnt2[31] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.793 ns" { clk clk~combout clk~clkctrl cnt2[31] } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl cnt2[0] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.802 ns" { clk clk~combout clk~clkctrl cnt2[0] } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" { } { { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 28 -1 0 } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" { } { { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 28 -1 0 } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "4.744 ns" { cnt2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~441 Add1~443 Add1~445 Add1~446 cnt2[31] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "4.744 ns" { cnt2[0] Add1~385 Add1~387 Add1~389 Add1~391 Add1~393 Add1~395 Add1~397 Add1~399 Add1~401 Add1~403 Add1~405 Add1~407 Add1~409 Add1~411 Add1~413 Add1~415 Add1~417 Add1~419 Add1~421 Add1~423 Add1~425 Add1~427 Add1~429 Add1~431 Add1~433 Add1~435 Add1~437 Add1~439 Add1~441 Add1~443 Add1~445 Add1~446 cnt2[31] } { 0.000ns 0.657ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } } } { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl cnt2[31] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.793 ns" { clk clk~combout clk~clkctrl cnt2[31] } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.802 ns" { clk clk~clkctrl cnt2[0] } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.802 ns" { clk clk~combout clk~clkctrl cnt2[0] } { 0.000ns 0.000ns 0.139ns 0.907ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clkdiv clk_temp1 10.406 ns register " "Info: tco from clock \"clk\" to destination pin \"clkdiv\" through register \"clk_temp1\" is 10.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.793 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clk~clkctrl'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 6 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.666 ns) 2.793 ns clk_temp1 3 REG LCFF_X19_Y14_N13 2 " "Info: 3: + IC(0.898 ns) + CELL(0.666 ns) = 2.793 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'clk_temp1'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl clk_temp1 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 12 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.87 % ) " "Info: Total cell delay = 1.756 ns ( 62.87 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 37.13 % ) " "Info: Total interconnect delay = 1.037 ns ( 37.13 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl clk_temp1 } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.793 ns" { clk clk~combout clk~clkctrl clk_temp1 } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" { } { { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 12 -1 0 } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.309 ns + Longest register pin " "Info: + Longest register to pin delay is 7.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_temp1 1 REG LCFF_X19_Y14_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 2; REG Node = 'clk_temp1'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk_temp1 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 12 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.319 ns) 2.515 ns clkdiv~0 2 COMB LCCOMB_X26_Y13_N4 1 " "Info: 2: + IC(2.196 ns) + CELL(0.319 ns) = 2.515 ns; Loc. = LCCOMB_X26_Y13_N4; Fanout = 1; COMB Node = 'clkdiv~0'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.515 ns" { clk_temp1 clkdiv~0 } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 7 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(3.036 ns) 7.309 ns clkdiv 3 PIN PIN_97 0 " "Info: 3: + IC(1.758 ns) + CELL(3.036 ns) = 7.309 ns; Loc. = PIN_97; Fanout = 0; PIN Node = 'clkdiv'" { } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "4.794 ns" { clkdiv~0 clkdiv } "NODE_NAME" } } { "anyodd_div.vhd" "" { Text "D:/my_eda/anyodd_div/anyodd_div.vhd" 7 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.355 ns ( 45.90 % ) " "Info: Total cell delay = 3.355 ns ( 45.90 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.954 ns ( 54.10 % ) " "Info: Total interconnect delay = 3.954 ns ( 54.10 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "7.309 ns" { clk_temp1 clkdiv~0 clkdiv } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "7.309 ns" { clk_temp1 clkdiv~0 clkdiv } { 0.000ns 2.196ns 1.758ns } { 0.000ns 0.319ns 3.036ns } } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} } { { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "2.793 ns" { clk clk~clkctrl clk_temp1 } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "2.793 ns" { clk clk~combout clk~clkctrl clk_temp1 } { 0.000ns 0.000ns 0.139ns 0.898ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera60/quartus60/win/TimingClosureFloorplan.fld" "" "7.309 ns" { clk_temp1 clkdiv~0 clkdiv } "NODE_NAME" } } { "e:/altera60/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/altera60/quartus60/win/Technology_Viewer.qrui" "7.309 ns" { clk_temp1 clkdiv~0 clkdiv } { 0.000ns 2.196ns 1.758ns } { 0.000ns 0.319ns 3.036ns } } } } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -