📄 jiao_tong.rpt
字号:
Project Information g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 03/31/2007 11:08:31
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
JIAO_TONG
** DEVICE SUMMARY **
Chip/ Input Output Bidir LCs
POF Device Pins Pins Pins LCs % Utilized
jiao_tong
EPF8282ALC84-4 2 15 0 125 60 %
User Pins: 2 15 0
Project Information g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
** PIN/LOCATION/CHIP ASSIGNMENTS **
Actual
User Assignments
Assignments (if different) Node Name
jiao_tong@12 clk
jiao_tong@62 data_out0
jiao_tong@61 data_out1
jiao_tong@60 data_out2
jiao_tong@58 data_out3
jiao_tong@57 data_out4
jiao_tong@56 data_out5
jiao_tong@55 data_out6
jiao_tong@3 ga
jiao_tong@7 gb
jiao_tong@84 jin
jiao_tong@1 ra
jiao_tong@4 rb
jiao_tong@79 scan0
jiao_tong@78 scan1
jiao_tong@2 ya
jiao_tong@6 yb
Project Information g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
** FILE HIERARCHY **
|lpm_add_sub:128|
|lpm_add_sub:128|addcore:adder|
|lpm_add_sub:128|altshift:result_ext_latency_ffs|
|lpm_add_sub:128|altshift:carry_ext_latency_ffs|
|lpm_add_sub:128|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:321|
|lpm_add_sub:321|addcore:adder|
|lpm_add_sub:321|altshift:result_ext_latency_ffs|
|lpm_add_sub:321|altshift:carry_ext_latency_ffs|
|lpm_add_sub:321|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:541|
|lpm_add_sub:541|addcore:adder|
|lpm_add_sub:541|altshift:result_ext_latency_ffs|
|lpm_add_sub:541|altshift:carry_ext_latency_ffs|
|lpm_add_sub:541|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:546|
|lpm_add_sub:546|addcore:adder|
|lpm_add_sub:546|altshift:result_ext_latency_ffs|
|lpm_add_sub:546|altshift:carry_ext_latency_ffs|
|lpm_add_sub:546|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:958|
|lpm_add_sub:958|addcore:adder|
|lpm_add_sub:958|altshift:result_ext_latency_ffs|
|lpm_add_sub:958|altshift:carry_ext_latency_ffs|
|lpm_add_sub:958|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:963|
|lpm_add_sub:963|addcore:adder|
|lpm_add_sub:963|altshift:result_ext_latency_ffs|
|lpm_add_sub:963|altshift:carry_ext_latency_ffs|
|lpm_add_sub:963|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1375|
|lpm_add_sub:1375|addcore:adder|
|lpm_add_sub:1375|altshift:result_ext_latency_ffs|
|lpm_add_sub:1375|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1375|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1380|
|lpm_add_sub:1380|addcore:adder|
|lpm_add_sub:1380|altshift:result_ext_latency_ffs|
|lpm_add_sub:1380|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1380|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1792|
|lpm_add_sub:1792|addcore:adder|
|lpm_add_sub:1792|altshift:result_ext_latency_ffs|
|lpm_add_sub:1792|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1792|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:1797|
|lpm_add_sub:1797|addcore:adder|
|lpm_add_sub:1797|altshift:result_ext_latency_ffs|
|lpm_add_sub:1797|altshift:carry_ext_latency_ffs|
|lpm_add_sub:1797|altshift:oflow_ext_latency_ffs|
|lpm_add_sub:3143|
|lpm_add_sub:3143|addcore:adder|
|lpm_add_sub:3143|altshift:result_ext_latency_ffs|
|lpm_add_sub:3143|altshift:carry_ext_latency_ffs|
|lpm_add_sub:3143|altshift:oflow_ext_latency_ffs|
Device-Specific Information: g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
jiao_tong
***** Logic for device 'jiao_tong' compiled without errors.
Device: EPF8282ALC84-4
FLEX 8000 Configuration Scheme: Active Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable DCLK Output in User Mode = OFF
Disable Start-Up Time-Out = OFF
Enable JTAG Support = OFF
Device-Specific Information: g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
jiao_tong
** ERROR SUMMARY **
Info: Node 'scan0' assigned to pin '79' will not be tri-stated during device configuration
^
C
O R R R R R R R
N E E E E E E E
F S S S S S V S S
_ ^ E E E E E C s s E E
D D R R R R R C c c R R ^
O C V V G j V V V I a a V V n
N L E E g y N r g y r i E E E N n n E E S
E K D D b b D b a a a n D D D T 0 1 D D P
-----------------------------------------------------------------_
/ 11 10 9 8 7 6 5 4 3 2 1 84 83 82 81 80 79 78 77 76 75 |
clk | 12 74 | ^MSEL0
RESERVED | 13 73 | GND
RESERVED | 14 72 | RESERVED
RESERVED | 15 71 | RESERVED
RESERVED | 16 70 | RESERVED
VCCINT | 17 69 | RESERVED
RESERVED | 18 68 | GND
RESERVED | 19 67 | RESERVED
RESERVED | 20 66 | RESERVED
RESERVED | 21 65 | RESERVED
RESERVED | 22 EPF8282ALC84-4 64 | RESERVED
RESERVED | 23 63 | RESERVED
RESERVED | 24 62 | data_out0
RESERVED | 25 61 | data_out1
GND | 26 60 | data_out2
RESERVED | 27 59 | VCCINT
RESERVED | 28 58 | data_out3
RESERVED | 29 57 | data_out4
RESERVED | 30 56 | data_out5
GND | 31 55 | &data_out6
^nSTATUS | 32 54 | GND
|_ 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 _|
------------------------------------------------------------------
^ R R R R V R R R R R R R R G R R R R G ^
n E E E E C E E E E E E E E N E E E E N M
C S S S S C S S S S S S S S D S S S S D S
O E E E E I E E E E E E E E E E E E E
N R R R R N R R R R R R R R R R R R L
F V V V V T V V V V V V V V V V V V 1
I E E E E E E E E E E E E E E E E
G D D D D D D D D D D D D D D D D
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
Device-Specific Information: g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
jiao_tong
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A1 4/ 8( 50%) 3/ 8( 37%) 1/ 8( 12%) 0/2 0/2 6/24( 25%)
A2 4/ 8( 50%) 3/ 8( 37%) 1/ 8( 12%) 1/2 1/2 9/24( 37%)
A3 8/ 8(100%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 12/24( 50%)
A4 8/ 8(100%) 1/ 8( 12%) 2/ 8( 25%) 1/2 1/2 7/24( 29%)
A5 8/ 8(100%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 11/24( 45%)
A6 8/ 8(100%) 0/ 8( 0%) 4/ 8( 50%) 1/2 1/2 6/24( 25%)
A7 3/ 8( 37%) 1/ 8( 12%) 3/ 8( 37%) 0/2 0/2 2/24( 8%)
A8 3/ 8( 37%) 1/ 8( 12%) 2/ 8( 25%) 1/2 1/2 8/24( 33%)
A9 4/ 8( 50%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 7/24( 29%)
A10 3/ 8( 37%) 2/ 8( 25%) 1/ 8( 12%) 1/2 1/2 5/24( 20%)
A11 3/ 8( 37%) 1/ 8( 12%) 1/ 8( 12%) 0/2 0/2 4/24( 16%)
A12 5/ 8( 62%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 6/24( 25%)
A13 3/ 8( 37%) 2/ 8( 25%) 2/ 8( 25%) 1/2 1/2 7/24( 29%)
B1 5/ 8( 62%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 3/24( 12%)
B2 6/ 8( 75%) 0/ 8( 0%) 1/ 8( 12%) 1/2 1/2 1/24( 4%)
B3 7/ 8( 87%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 2/24( 8%)
B4 2/ 8( 25%) 0/ 8( 0%) 2/ 8( 25%) 0/2 0/2 4/24( 16%)
B5 7/ 8( 87%) 1/ 8( 12%) 3/ 8( 37%) 1/2 1/2 10/24( 41%)
B6 6/ 8( 75%) 1/ 8( 12%) 2/ 8( 25%) 2/2 1/2 9/24( 37%)
B7 4/ 8( 50%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 9/24( 37%)
B8 7/ 8( 87%) 1/ 8( 12%) 1/ 8( 12%) 2/2 1/2 8/24( 33%)
B9 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 2/24( 8%)
B10 7/ 8( 87%) 0/ 8( 0%) 2/ 8( 25%) 1/2 1/2 3/24( 12%)
B11 1/ 8( 12%) 1/ 8( 12%) 1/ 8( 12%) 1/2 1/2 1/24( 4%)
B12 7/ 8( 87%) 0/ 8( 0%) 3/ 8( 37%) 1/2 1/2 2/24( 8%)
B13 1/ 8( 12%) 0/ 8( 0%) 1/ 8( 12%) 0/2 0/2 4/24( 16%)
Total dedicated input pins used: 1/4 ( 25%)
Total I/O pins used: 16/64 ( 25%)
Total logic cells used: 125/208 ( 60%)
Average fan-in: 3.25/4 ( 81%)
Total fan-in: 407/832 ( 48%)
Total input pins required: 2
Total input I/O cell registers required: 0
Total output pins required: 15
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 125
Total flipflops required: 44
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Synthesized logic cells: 29/ 208 ( 13%)
Logic Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 13 Total
A: 4 4 8 8 8 8 3 3 4 3 3 5 3 64
B: 5 6 7 2 7 6 4 7 1 7 1 7 1 61
Total: 9 10 15 10 15 14 7 10 5 10 4 12 4 125
Device-Specific Information: g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
jiao_tong
** INPUTS **
Fan-In Fan-Out
Pin LC Row Col Primitive Code INP FBK OUT FBK Name
12 - - -- INPUT G 0 0 0 0 clk
84 - - 09 INPUT 0 0 0 26 jin
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.
Device-Specific Information: g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
jiao_tong
** OUTPUTS **
Fed By Fan-In Fan-Out
Pin LC Row Col Primitive Code INP FBK OUT FBK Name
62 - B -- OUTPUT 0 1 0 0 data_out0
61 - B -- OUTPUT 0 1 0 0 data_out1
60 - B -- OUTPUT 0 1 0 0 data_out2
58 - B -- OUTPUT 0 1 0 0 data_out3
57 - B -- OUTPUT 0 1 0 0 data_out4
56 - B -- OUTPUT 0 1 0 0 data_out5
55 - B -- OUTPUT 0 1 0 0 data_out6
3 - - 06 OUTPUT 0 1 0 0 ga
7 - - 03 OUTPUT 0 1 0 0 gb
1 - - 08 OUTPUT 0 1 0 0 ra
4 - - 05 OUTPUT 0 1 0 0 rb
79 - - 11 OUTPUT 0 1 0 0 scan0
78 - - 12 OUTPUT 0 1 0 0 scan1
2 - - 07 OUTPUT 0 1 0 0 ya
6 - - 04 OUTPUT 0 1 0 0 yb
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
Device-Specific Information: g:\eda_2\jiao_tong\jiao_tong\jiao_tong.rpt
jiao_tong
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC Row Col Primitive Code INP FBK OUT FBK Name
- 1 B 02 AND2 0 2 0 3 |LPM_ADD_SUB:128|addcore:adder|:99
- 2 B 02 AND2 0 3 0 5 |LPM_ADD_SUB:128|addcore:adder|:107
- 3 B 10 AND2 0 2 0 1 |LPM_ADD_SUB:128|addcore:adder|:111
- 5 B 10 AND2 0 4 0 3 |LPM_ADD_SUB:128|addcore:adder|:119
- 7 B 03 AND2 0 3 0 3 |LPM_ADD_SUB:128|addcore:adder|:127
- 6 B 03 AND2 0 3 0 3 |LPM_ADD_SUB:128|addcore:adder|:135
- 4 B 01 AND2 0 2 0 1 |LPM_ADD_SUB:128|addcore:adder|:139
- 2 B 12 AND2 0 3 0 1 |LPM_ADD_SUB:321|addcore:adder|:83
- 5 B 12 AND2 0 4 0 3 |LPM_ADD_SUB:321|addcore:adder|:87
- 5 B 06 AND2 0 3 0 3 |LPM_ADD_SUB:321|addcore:adder|:95
- 2 B 08 AND2 0 2 0 1 |LPM_ADD_SUB:321|addcore:adder|:99
- 6 A 01 OR2 0 2 0 3 |LPM_ADD_SUB:541|addcore:adder|pcarry1
- 4 A 06 AND2 ! 0 3 0 3 |LPM_ADD_SUB:546|addcore:adder|pcarry2
- 1 B 11 DFF + 0 1 0 12 clk1khz (:18)
- 2 B 09 DFF 0 2 0 22 clk1hz (:19)
- 3 B 08 DFF 0 4 0 1 r1 (:20)
- 3 B 07 DFF 0 4 0 1 y1 (:21)
- 2 B 06 DFF 0 3 0 1 g1 (:22)
- 5 B 05 DFF 0 4 0 1 r2 (:23)
- 4 A 04 DFF 0 3 0 1 y2 (:24)
- 8 A 03 DFF 0 3 0 1 g2 (:25)
- 4 A 13 DFF 0 2 0 10 cnt1 (:41)
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -