dds_top.fit.rpt

在quartus开发环境下

Fitter report for dds_top
Sat May 05 19:29:11 2007
Quartus II Version 7.0 Build 33 02/05/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. I/O Bank Usage
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Delay Chain Summary
 13. Pad To Core Delay Chain Fanout
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Fitter RAM Summary
 18. Fitter DSP Block Usage Summary
 19. DSP Block Details
 20. Interconnect Usage Summary
 21. LAB Logic Elements
 22. LAB-wide Signals
 23. LAB Signals Sourced
 24. LAB Signals Sourced Out
 25. LAB Distinct Inputs
 26. Fitter Device Options
 27. Advanced Data - General
 28. Advanced Data - Placement Preparation
 29. Advanced Data - Placement
 30. Advanced Data - Routing
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------+
; Fitter Summary                                                     ;
+--------------------------+-----------------------------------------+
; Fitter Status            ; Successful - Sat May 05 19:29:11 2007   ;
; Quartus II Version       ; 7.0 Build 33 02/05/2007 SJ Full Version ;
; Revision Name            ; dds_top                                 ;
; Top-level Entity Name    ; dds_top                                 ;
; Family                   ; Stratix                                 ;
; Device                   ; EP1S10F484C5                            ;
; Timing Models            ; Final                                   ;
; Total logic elements     ; 124 / 10,570 ( 1 % )                    ;
; Total pins               ; 62 / 336 ( 18 % )                       ;
; Total virtual pins       ; 0                                       ;
; Total memory bits        ; 10,240 / 920,448 ( 1 % )                ;
; DSP block 9-bit elements ; 2 / 48 ( 4 % )                          ;
; Total PLLs               ; 0 / 6 ( 0 % )                           ;
; Total DLLs               ; 0 / 2 ( 0 % )                           ;
+--------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                      ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Option                                             ; Setting                        ; Default Value                  ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Device                                             ; AUTO                           ;                                ;
; Fit Attempts to Skip                               ; 0                              ; 0.0                            ;
; Router Timing Optimization Level                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                        ; Off                            ; Off                            ;